FPGA Reference Designs

Browse Our FAQs Need Help? Ask a Question

Open Questions. Can you help?

ADRV9371 : FPGA_AUX_CLK not outputting clock signal despite correct register configuration

Not Answered
5 hours ago
ZC706 + ADRV9371: 9371 image reboots, 9375 image boots but IIO Scope cannot connect

Not Answered
8 months ago
AD9081 + ZCU102 JESD204 Link Disabled

Not Answered
10 months ago

Latest From EZ Spotlight

Real‑Time Motor Control: The Foundation of Humanoid Movement

By Enda Nicholl, Tracey Johnson & Margaret Naughton Humanoid robots are often judged by how they move: a step that looks effortless, a reach that adapts…

4 days ago
IS, Cybersecurity, and FS in a Field Device

I have blogged previously on industrial functional safety, intrinsic safety (explosion-proofing), and industrial cybersecurity, and now I get to talk about…

5 days ago
Teaching Silicon to Linearize Inside the Neural Networks Behind Smart DPD: Part 2 of 3

We shift focus from the importance of digital predistortion (DPD) to the heart of the AI-powered DPD engine: the neural network (NN) architectures that…

11 days ago

This group hosts discussions and FAQs regarding FPGA Reference Designs. Please read the Analog Devices EngineerZone Code of Conduct before posting.

Before asking a question, please review our HDL user guide, available at analogdevicesinc.github.io/.../index.html.

Please note that this forum only supports reference designs published at https://github.com/analogdevicesinc/hdl.

View All Threads

View All Threads

What Else is Going On