Post Go back to editing

ADEMA127 timing requirements

Category: Datasheet/Specs
Product Number: ADEMA127
We are designing a system with two ADCs (ADEMA127 and ADEMA124) that will be individually addressed, sharing the same clock source and configurations.
 
Our clock source is 5.12 MHz, which will result in a 10 ksps final sample rate.
 
We could not find the following two timing specifications in the ADEMA124/127 datasheet. We want to use the RESET pin to reset the ADCs before configuring them, and after setup, we will send the sync spi command + CS sync pulse.
 
1. How long must the RESET pin be held LOW to ensure a valid hardware reset of the ADC?
2. How long must the CS pin be held low for triggering the sync?
 
Any guidance would be appreciated.
Parents Reply Children
No Data

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.