| SLA Status | Assignee | Support Status |
|---|---|---|
| SLA Closed. Met after 50 hours |
Awaiting Company Response | |
ADEMA127
Recommended for New Designs
The ADEMA124/ADEMA127 are 4- and 7-channel simultaneously
sampling 24-bit sigma delta analog-to-digital converters (ADC), ideal
for use in polyphase or...
Datasheet
ADEMA127 on Analog.com
Hi,
The RESETb pin needs to be held low >1.5ms to guarantee a reset is triggered.
The CSb has a much narrower glitch filter... The typical width is 1.5ns. I would recommend following the tDAV specs and make sure the pulse width is >20ns.
Regards,
Jason
Thanks. Is the reset time related to the clock value? If 1.5 ms works for 16.384 MHz, should I use a greater time for 5.12 MHz (something like 5 ms to keep it proportional)?
Thanks. Is the reset time related to the clock value? If 1.5 ms works for 16.384 MHz, should I use a greater time for 5.12 MHz (something like 5 ms to keep it proportional)?