Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EngineerZone Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • Amplifiers
    • Analog Microcontrollers
    • Audio
    • Clock and Timing
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power By Linear
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • My EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Processors and DSP
Processors and DSP
Documents How do I validate SPI on my newly designed board based on ADSP-SC58x/ADSP-2158x processors?
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Video/Images
  • Tags
  • Members
  • Reports
  • Managers
  • More
  • Cancel
  • New
Processors and DSP requires membership for participation - click to join
  • +Documents
  • 2 video cameras to the video decoder on the ADSP-BF561 Evaluation board?
  • 3 x EEPI on ADSP-BF548 processors?
  • ADSP-21363:  Wants to look it up in a j-tag chain and sitll use J-tag emulater
  • ADSP-21368 - WS Value
  • ADSP-21469 questions regarding PCN 11_0097 rev C
  • ADSp-BF532: I wish to read the odd 8bit registers must I always
  • ADSP-BF537: Is the BF537 kit able to do promiscuous mode?
  • ADSP-CM40x feature a Data Cache?
  • ADSp-TS201S: FFT difference in simulation and rel Time
  • Are MEMX and MEMY physical memories?
  • availability of default DSP Boot source code for the TigerSHARC
  • benchmarks for the TigerSHARC ADSP-TS201 Processor
  • BF537 supporting 8MB of FLASH?
  • BF561 SDK 2.01 : JPEG encoding from YUV422 format.
  • Blackfin CAN Pin operation after power-on
  • Blackfin processor and intrinsic (built-in) functions?
  • bus loading with the Blackfin BF533
  • Call and Jump instructions at the ADSP-TS101S
  • Can I access variables (in C code) defined in an external memory device
  • Can I Perform flash programming in SPI Memory Mapped mode?
  • Can I place DATA in CODE memory and vice-versa?
  • Can I use MATLAB and Simulink with the ADSP-CM40x and IAR Tool-chain?
  • CAN issue - remove frames
  • Changing IP address at run time
  • Chip Revision identification
  • Compiler needed for DSP
  • Configuration for slow Flash devices
  • connect my Blackfin EZ-Kit to a high speed converter (a few MHz) over the PPI Interface
  • Connected Devices Virtual Conference
  • connection of S1D13A05 Epson device to the ADSP-BF537
  • Core access of same variables at the ADSP-BF561
  • Count of Blackfin core clock cycles
  • Difference between SHARED_MEMORY{} and COMMON_MEMORY{} section commands
  • differences between the ADSP-BF537 and the ADSP-BF533 booting process
  • Disabling watchdog
  • DMA error conditions
  • Does the ADDS-USB-ICE include any software (on disk)
  • Does the JTAG Reference EE-68 Apply to the Newer Processors?
  • Driver Type E Specifications Missing from ADSP-BF60x Datasheet
  • duty cycle of the clock
  • dynamically turn off and on the instruction and/or data
  • Enabling Product-Specific Push Notifications from analog.com Web Site
  • FAQ: Define Nesting Interrupt concepts in Griffin Processor?
  • FAQ: Floating Power Pins on Processors
  • FAQ: How to add Compiler options with CCES GUI?
  • FAQ: How to use preprocessors in script for VDSP++5.0?
  • FAQ: ICE-1000 emulator does not recognize custom BF board
  • FAQ: Is available an elfloader.exe for the ADSP-CM408F?
  • FAQ: Is there a general overview on using the Disassembly window
  • FAQ: RoHS-Compliant Parts and Pin-Compatibility with Predecessors
  • floating point operations at Blackfin
  • free download limitations?
  • Heat sink recommendation for TigerSHARC ADSP-TS20xS
  • Hooking up interrupts in VDK for programming with Blackfin processors
  • Host Memory Mode on Blackfin Processors?
  • How can I utilize Cache with Async memory connected SRAM?
  • How can I utilize Cache with Async memory connected SRAM? (1)
  • How do I connect the Real Time Clock (RTC) pins on Blackfin?
  • How do I program the Blackfin PLL
  • How do I validate SPI on my newly designed board based on ADSP-SC58x/ADSP-2158x processors?
  • How do I validate the SPORT on my newly designed board based on ADSP-SC58x/ADSP-2158x processors?
  • How do I validate the UART on my newly designed board based on ADSP-SC58x/ADSP-2158x processors?
  • How do I validate TWI on my newly designed board based on ADSP-SC58x/ADSP-2158x processors?
  • Information for MPEG-4 for the ADSP-BF561
  • Intel's PCI_to_PCI bridge (21152) between the ADSP-BF535 and the PCI connector
  • junction temperature on the ADSP-TS101 TigerSHARC Processor
  • Link Port Cables for the ADSP-TS101 EZ-Kit Lite
  • Link Port Devices from ADI connected to the TigerSHARC Link Ports
  • LTSTAT/LRSTAT should be read twice sequentially to ensure correct value - anomaly 18730
  • Mobile SDRAM on BF533
  • MTBF and Other Data Required Data
  • MTBF of the ADSp-BF537
  • On-chip flash for ADSP-BF538F and ADSP-BF539F
  • performance of the Blackfin if program exceeds internal memory
  • physical address of the TEST_MODES register
  • Porting a VDK-project from Visual DSP++ 3.5 to 4.0
  • power-up sequencing for giving 3.3V and 1.2 V input supplies to ADSP-BF536/7
  • Problems with adequate heel fillets IPC
  • Problems with emulator session using floating license for VisualDSP++ 4.0?
  • Problems with the license after PC change
  • Processor Technical Support
  • PROCESSORS AND DSP SUPPORT COMMUNITY
  • prototyping the a ADSP-TS203S design with a ADSP-TS201s or a ADSP-TS202S
  • PWM example for the 21489 EZ-Kit board - Doesn't Exist
  • Questions 536 / VDK
  • RE: MDMA Issue with MPEG4 decoder Library (SR#: 0704922)
  • RE: Processor Technical Support (SR#: 0607855)
  • RE: Processor Technical Support (SR#: 0706904)
  • restrictions when communicating with the EZ kit via USB with no ICE on a test drive
  • schematic symbol, PCB footprint and layout information for the ADSP-TS201 TigerSHARC Processor Evaluation Board
  • Serial-termination resistors for the ext memory
  • solutioon for voice applications
  • Speech recognition on Blackfin and SHARC
  • Speeding up flash programming using the command-line device programmer (cldp)
  • Speex and Vorbis decoders
  • SPI framesync with /SPISS
  • SPI/Cache :: Line-Wrap mode vs. Line-base-first mode. Which one to choose?
  • TRST pin at the EZ-KITs
  • TS201 CJMP and PC problem
  • Updating ICE-1000/2000 firmware with OpenOCD
  • USB Voltage at the ADSF-BF53x USB
  • Using Flash with the Blackfin
  • Using the ADSP-BF533/2/1, is it possible to store programm code in SDRAM
  • Visual DSP++ Load driver error (ADSP-BF561 Flash Driver)
  • What do I need in order to evaluate the ADSP-CM40x Processors?
  • What is the EngineerZone URL location?
  • What is XiP?
  • Where Can I Find the Most Recent Silicon Revision for Processors and DSPs?
  • Where I can find information regarding reflow temperature profile for a particular processor?
  • [Bug Report] Sigma 'Hard Clip' in grown algorithm.
  • [FAQ] : How to suppress Misra rule checking for a particular file or a function?

How do I validate SPI on my newly designed board based on ADSP-SC58x/ADSP-2158x processors?

The attached code can be used as a reference to test SPI connections on newly designed board with ADSP SC58x/ ADSP-2158x processors.

The code does the following:

  • This code intends to test data transfer between the two SPI modules in auto-buffered DMA mode.
  • The SPI is configured in a half-duplex configuration with one SPI as the master transmitter and the other SPI as the slave receiver.
  • The code tests for two types of data patterns:
    • Fixed data pattern as 0xAA: This is to check whether the SPI transmit data comes out well when the SPI MOSI channel is probed using a scope.
    • Random data: This is to make sure that the transmitted data is received properly when it is received by the SPI configured as the slave receiver.
  • Appropriate connections should be made externally based on the TX and RX choice. For example, if SPI0 is configured as the master transmitter while SPI1 is configured as the slave receiver. In this case, the connections need to be made as follows:
    • SPI0_CLK <--> SPI1_CLK
    • SPI0_MOSI <--> SPI1_MOSI
    • SPI0_MISO <--> SPI1_MISO
    • SPI0_SEL (Master) <--> SPI1_SS (Slave)
  • It is recommended to disable cache before executing this code.

How to modify the code for customized system requirements:

  • The existing code provides the flexibility to configure any of the SPIs as the transmitter and the receiver after appropriate changes in the macros.
  • The existing code uses SPI0 is configured as the master transmitter while SPI1 is configured as the slave receiver. The SPI configuration can be modified to use any other combination of SPIs.
  • Various configuration settings for SPI have also been defined in the macros.

How to test that the code works?

  • To make sure that the SPI signals are coming out on the pins as expected, probe the SPI master clock, MOSI pins. To make sure that a known data (e.g. 0xAA as byte of the frame in this case) is transferred for easy probing, use the definition “Fixed_data”(see below screenshot)

The below screenshot shows how the SPI CLK and MOSI signals should look like

  • For a quick sanity check that the SPI slave receiver is able to receive the data as expected, one can look at compare the transmit and receive data (in random data format) by looking at the CCES memory window as shown in the screenshot below:

Attachments:
SPI_Sample_Auto_Core1.zip
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.