Hello,
What is the maximum allowable MIPS for the SHARC core in the SC589 in order to opperate properly? I cannot seem to find this info anywhere.
KCC Quizzes AQQ303 about the radius of a circle
1. Quote of the month: "When I die, I want to die like my grandfather who died peacefully in his sleep. Not screaming like all the passengers in his car" - Will Rogers
2. Quiz AQQ304 about finding the radius of a circle
Good luck, and try to be
View All
August Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Important: Read the blog first . The quiz questions are all based on the content of the blog:
Stay in the loop and win! Read the blog Current Output Driving Industrial Loops , then take our quick five-question quiz for a chance to win a gift card
View All
Hi Robrechtb,
The maximum allowable MIPS may vary based on I/O channel configuration and schematic block size. The default SigmaStudio for SHARC demo example will take around 18 to 20 MIPS for the target framework and the available MIPS for the schematic is up to 420 to 430 MIPS in each SHARC core(core clock is 450 MHz).
Thanks.