2008-09-16 07:47:00 data access CPLB miss

yaqin yu (AFGHANISTAN)

Message: 62243

Hi,

I am writing an av camera driver, there are an av camera sensor, TVP5150AM1 decoder and BF537 on my board.

It works well until it is removed .when execute rmmod the module ,the following fault will occur.

Data access CPLB miss

- Used by the MMU to signal a CPLB miss on a data access.

Exception: IRQ 0x5 entered

Kernel panic - not syncing: Unhandled IRQ or exceptions!

any help is welcome!

TranslateQuoteReplyEditDelete

2008-09-16 08:29:09 Re: data access CPLB miss

Robin Getz (UNITED STATES)

Message: 62246

Yagin:

What version of software (uClinux-dist) are you using - you should get a much more detailed error message than that on the latest release.

-Robin

QuoteReplyEditDelete

2008-09-16 21:32:07 Re: data access CPLB miss

yaqin yu (AFGHANISTAN)

Message: 62274

Robin:

Thanks for your reply.The detailed message is in following:

## Starting application at 0x00156000 ...

Linux version 2.6.22.9-ADI-2007R2-pre-svn3690 (root@localhost.localdomain) (gcc version 4.1.2 (ADI svn)) #590 Thu Jun 5 11:06:00 CST 2008

Hardware Trace Active and Enabled

Warning: limiting memory to 31MB due to hardware anomaly 05000263

Compiled for ADSP-BF537 Rev 0.2

Blackfin Linux support by http://blackfin.uclinux.org/

Processor Speed: 500 MHz core clock and 100 MHz System Clock

Board Memory: 32MB

Kernel Managed Memory: 32MB

Memory map:

text = 0x00001000-0x000fe8a0

rodata = 0x000ff000-0x00144fe4

data = 0x00145000-0x00156000

stack = 0x00146000-0x00148000

init = 0x00156000-0x002bca85

bss = 0x002bca88-0x002cb870

available = 0x002cb870-0x01eff000

DMA Zone = 0x01f00000-0x02000000

Instruction Cache Enabled

Data Cache Enabled (write-through)

Built 1 zonelists. Total pages: 7874

Kernel command line: root=/dev/mtdblock0 rw ip=192.168.0.191:192.168.0.190:192.168.0.1:255.255.255.0:BF537:eth0:off

Configuring Blackfin Priority Driven Interrupts

PID hash table entries: 128 (order: 7, 512 bytes)

Dentry cache hash table entries: 4096 (order: 2, 16384 bytes)

Inode-cache hash table entries: 2048 (order: 1, 8192 bytes)

Physical pages: 1eff

Memory available: 28580k/31468k RAM, (1434k init code, 1014k kernel code, 59k data, 1024k dma)

Blackfin Scratchpad data SRAM: 4 KB

Blackfin Data A SRAM: 16 KB (15 KB free)

Blackfin Data B SRAM: 16 KB (16 KB free)

Blackfin Instruction SRAM: 48 KB (40 KB free)

Security Framework v1.0.0 initialized

Mount-cache hash table entries: 512

NET: Registered protocol family 16

Blackfin GPIO Controller

Blackfin DMA Controller

stamp_init(): registering device resources

Generic PHY: Registered new driver

NET: Registered protocol family 2=

IP route cache hash table entries: 1024 (order: 0, 4096 bytes)

TCP established hash table entries: 1024 (order: 1, 8192 bytes)

TCP bind hash table entries: 1024 (order: 0, 4096 bytes)

TCP: Hash tables configured (established 1024 bind 1024)

TCP reno registered

io scheduler noop registered

io scheduler anticipatory registered (default)

io scheduler cfq registered

Dynamic Power Management Controller Driver v0.1: major=10, minor = 254

bfin-wdt: initialized: timeout=20 sec (nowayout=0)

Serial: Blackfin serial driver

bfin-uart.1: ttyBF0 at MMIO 0xffc00400 (irq = 18) is a BFIN-UART

RAMDISK driver initialized: 16 RAM disks of 4096K size 1024 blocksize

SMSC LAN83C185: Registered new driver

bfin_mac_mdio: probed

bfin_mac: attached PHY driver [Generic PHY] (mii_bus:phy_addr=0:0d, irq=-1)

bfin_mac: Version 1.1, Blackfin BF53[67] on-chip Ethernet MAC driver

Linux video capture interface: v2.00

BF5xx flash: probing 16-bit flash bus

BF5xx flash: Found 1 x16 devices at 0x0 in 16-bit bank

Intel/Sharp Extended Query Table at 0x0035

Using buffer write method

cfi_cmdset_0001: Erase suspend on write enabled

Using static partition definition

Creating 3 MTD partitions on "BF5xx flash":

0x00000000-0x00040000 : "Bootloader"

0x00040000-0x00100000 : "Kernel"

0x00100000-0x003f0000 : "JFFS2"

rtc-bfin rtc-bfin: rtc core: registered rtc-bfin as rtc0

i2c /dev entries driver

i2c-bfin-twi i2c-bfin-twi.0: Blackfin I2C TWI driver, regs_base @ 0xffc01400

TCP cubic registered

NET: Registered protocol family 1

NET: Registered protocol family 17

rtc-bfin rtc-bfin: setting the system clock to 1970-01-16 13:40:58 (1345258)

IP-Config: Complete:

device=eth0, addr=192.168.0.191, mask=255.255.255.0, gw=192.168.0.1,

host=BF537, domain=, nis-domain=(none),

bootserver=192.168.0.190, rootserver=192.168.0.190, rootpath=

Freeing unused kernel memory: 1434k freed

dma_alloc_init: dma_page @ 0x00157000 - 256 pages at 0x01f00000

Welcome to:

____ _ _

/ __| ||_| _ _

_ _| | | | _ ____ _ _ \ \/ /

| | | | | | || | _ \| | | | \ /

| |_| | |__| || | | | | |_| | / \

| ___\____|_||_|_| |_|\____|/_/\_\

|_|

For further information see:

http://www.uclinux.org/

http://blackfin.uclinux.org/

卸载时：

root:/tmp> rmmod bf536_av_camera_v3.ko

begin to detach

the cd is 0x 1ded800

Data access CPLB miss

- Used by the MMU to signal a CPLB miss on a data access.

CURRENT PROCESS:

COMM=rmmod PID=45

TEXT = 0x00400040-0x0044a8a0 DATA = 0x0044a8a4-0x0045c424

BSS = 0x0045c424-0x004627d4 USER-STACK = 0x00469f68

return address: [0x000abf34]; contents of:

0x000abf10:

RETE: 00000000 RETN: 00327e50 RETX: 000abf34 RETS: 000abf4c

IPEND: 8030 SYSCFG: 0006

SEQSTAT: 00000026 SP: 00327d74

R0: 10801080 R1: 10801080 R2: 0000001f R3: 0000001f

R4: 01e2cd20 R5: 0015161c R6: fffffe78 R7: 01e2cdcc

P0: 002bf248 P1: fffffe78 P2: 10801080 P3: 00329c20

P4: 10801080 P5: 019ffe78 FP: 01e2cdd4

A0.w: 0000007f A0.x: 00000000 A1.w: 0000007f A1.x: 00000000

LB0: 0007e5ce LT0: 0007e5c6 LC0: 00000000

LB1: 0007dd32 LT1: 0007dd24 LC1: 00000000

B0: 00000000 L0: 00000000 M0: 00000000 I0: 000000ae

B1: 00000000 L1: 00000000 M1: 00000000 I1: 01eeed78

B2: 00000000 L2: 00000000 M2: 00000000 I2: 0000824a

B3: 00000000 L3: 00000000 M3: 00000000 I3: 00000000

USP: 00469e7c ASTAT: 02002002

DCPLB_FAULT_ADDR=10801080

ICPLB_FAULT_ADDR=000abf34

Hardware Trace:

0 Target : <0x000042ac> { _trap_c + 0x0 }

Source : <0xffa00a84> { _exception_to_level5 + 0xb4 }

1 Target : <0xffa009d0> { _exception_to_level5 + 0x0 }

Source : <0xffa0092c> { _ex_trap_c + 0x5c }

2 Target : <0xffa00874> { _handle_bad_cplb + 0x0 }

Source : <0xffa0045c> { __cplb_hdr + 0x5c }

3 Target : <0xffa0045a> { __cplb_hdr + 0x5a }

Source : <0x0000423e> { _panic_cplb_error + 0x16 }

4 Target : <0x00004228> { _panic_cplb_error + 0x0 }

Source : <0xffa00456> { __cplb_hdr + 0x56 }

5 Target : <0xffa00452> { __cplb_hdr + 0x52 }

Source : <0xffa00442> { __cplb_hdr + 0x42 }

6 Target : <0xffa0043c> { __cplb_hdr + 0x3c }

Source : <0xffa00436> { __cplb_hdr + 0x36 }

7 Target : <0xffa00434> { __cplb_hdr + 0x34 }

Source : <0xffa0042c> { __cplb_hdr + 0x2c }

8 Target : <0xffa00428> { __cplb_hdr + 0x28 }

Source : <0xffa005a0> { _cplb_mgr + 0x140 }

9 Target : <0xffa0059c> { _cplb_mgr + 0x13c }

Source : <0xffa00704> { _cplb_mgr + 0x2a4 }

10 Target : <0xffa006fc> { _cplb_mgr + 0x29c }

Source : <0xffa00708> { _cplb_mgr + 0x2a8 }

11 Target : <0xffa006fc> { _cplb_mgr + 0x29c }