Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EngineerZone Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power By Linear
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • My EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
CrossCore Embedded Studio and Add-ins
  • Processors and DSP
  • Software and Development Tools
  • CrossCore Embedded Studio and Add-ins
  • More
  • Cancel
CrossCore Embedded Studio and Add-ins
Documents FAQ: Partitioning SDRAM on ADSP-BF561 and ADSP-BF609 in CCES
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Video/Images
  • Tags
  • Managers
  • More
  • Cancel
  • New
CrossCore Embedded Studio and Add-ins requires membership for participation - click to join
  • Documents
  • CrossCore Embedded Studio – Getting Started
  • CROSSCORE EMBEDDED STUDIO AND ADD-INS SUPPORT COMMUNITY
  • FAQ – How can I unlock a secure processor when connecting via an emulator?
  • FAQ – No System Reset Support for the BF70x
  • FAQ: Adding J-Link Lite support to OpenOCD for Cortex-M
  • FAQ: An alternative way to use heap_lookup_name in CCES
  • FAQ: BF706 Boot code (SPIMCODE) descriptions
  • FAQ: Boot without CCES
  • FAQ: Build fails with [Error: li1021] when adding Micrium uC/OS-III Add-In to BF609 Project
  • FAQ: Bulding assembly files(.s) in core0
  • FAQ: Calling Library Functions From an ISR
  • FAQ: Calling the functions in the C source files or C libraries from C++ code
  • FAQ: Can I configure SPI in both Non-Blocking and Callback mode inside a Callback function?
  • FAQ: Can I save and share my CrossCore Embedded Studio Launch Configurations?
  • FAQ: Can I use VisualDSP++ ELF files in CrossCore Embedded Studio?
  • FAQ: Can we call adi_xxx_GetBuffer API after registering a callback?
  • FAQ: Can we open CCES linker generated XML map file in Chrome browser?
  • FAQ: Can't connect to the Blackfin target using DebugAgent
  • FAQ: CCES builds applications much slower after installing non-ADI software on my machine
  • FAQ: CCES's seg_pmco vs VDSP++'s seg_pmco
  • FAQ: Code folding in CCES
  • FAQ: Configuring the Loader, Linker and Archiver settings within Project Properties
  • FAQ: CrossCore Embedded Studio STDIO is slow, and interrupts processing of real world data
  • FAQ: Data Member Alignment - How can I use the variable alignment attribute?
  • FAQ: Define arguments in ADI_SPI_TRANSCEIVER structure
  • FAQ: Difference between Emulator and Simulator
  • FAQ: Does CrossCore Embedded Studio have a floating license option?
  • FAQ: Does CrossCore Embedded Studio Support C++ 11?
  • FAQ: Doesn’t an Add-in license have a grace period?
  • FAQ: Encountering the following error - ‘Invalid license file. The license file may be obsolete, corrupted, missing, or read-only’
  • FAQ: End of availability for Micrium Add-Ins for CrossCore Embedded Studio
  • FAQ: Error "Cannot Satisfy Dependency" when installing 3rd Party Plugin under CrossCore Embedded Studio
  • FAQ: Error: The artifact type “Loader File” is not applicable to Add-in “Startup Code/LDF”. The Add-In only applies to “Executable” project(s)
  • FAQ: Generate a .bin file in CCES
  • FAQ: How are dependencies managed in CrossCore Embedded Studio
  • FAQ: How are sources in system folder generated from system.svc?
  • FAQ: How can I issue multiple Pre-Build or Post-Build Commands in CrossCore Embedded Studio
  • FAQ: How can I obtain and install a licenses for CrossCore Embedded Studio?
  • FAQ: How can I obtain the CrossCore Embedded Studio Software License Agreement?
  • FAQ: How can we suppress all MISRA rule for a particular function in CCES?
  • FAQ: How do I instruct the compiler to generate SIMD code? It is not generated by default.
  • FAQ: How do I set up interrupts on SHARC?
  • FAQ: How do I stop CCES rebuilding all my projects when I connect to a Debug Configuration?
  • FAQ: How do I update the Add-In version being used by my CrossCore Embedded Studio project?
  • FAQ: How do I verify which versions of CCES and CCES Add-Ins I have installed, and the status of my installed licenses for each?
  • FAQ: How do you modify a generated LDF during project creation in CCES?
  • FAQ: How do you upgrade UCOS version on CCES
  • FAQ: How Does CCES Node Locked Maintenance License Work
  • FAQ: How peripheral Errors are reported in device driver programming?
  • FAQ: How to avoid when a project is getting build every time when click debug?
  • FAQ: How to change arm core heap size in ADSP-SC5xx?
  • FAQ: How to clear out "includes" branch of Project Explorer tree?
  • FAQ: How to configure SPORT to work in DMA mode
  • FAQ: How to configure UART RX Interrupt in SHARC 21469
  • FAQ: How to find the size of program in CCES?
  • FAQ: How to load and run a program from flash on ADSP-SC5XX target board using CrossCore Embedded Studio?
  • FAQ: How to make my algorithm as a library in CCES
  • FAQ: How to program period and width register of TIMER in continuous PWM mode?
  • FAQ: How to program two ADSP-21364 on the same JTAG chain Using CLDP
  • FAQ: How to use path variables
  • FAQ: How to use SHARED_MEMORY{} between SHARC cores
  • FAQ: How to use sprintf, strstr and memset functions in the UART ISR Callback?
  • FAQ: I need to transfer my CCES license to a new machine. How do I register my license against a new host ID (MAC Address)?
  • FAQ: Imported CCES Example won't build; what is the procedure to import an example?
  • FAQ: Importing and creating multi-core projects in CrossCore Embedded Studio
  • FAQ: Importing VisualDSP++ project files to CrossCore Embedded Studio
  • FAQ: In Device Driver programming when “Callback” event is called?
  • FAQ: Increasing the maximum number of sockets in the lwIP Add-In for CrossCore Embedded Studio
  • FAQ: INPUT_SECTION_ALIGN(4) usage in CCES
  • FAQ: Is it possible to install both a node-locked license and a corporate domain license on the same machine?
  • FAQ: Is it possible to program BF609 via JTAG using ICE-1000 but without EMU signal?
  • FAQ: Is it possible to register our own handlers for the TX and RX DMA Interrupts by using the adi_fft_RegisterTx and adi_fft_RegisterRX Callback APIs
  • FAQ: Is there a way to turn off semi-hosting for a core like you can in the debug configuration window in CCES?
  • FAQ: Is there any non-blocking API available in the MCAPI package?
  • FAQ: Is there any option available for detecting stack overflow?
  • FAQ: List of Processors supported by Command Line Simulator
  • FAQ: Maintain variable in memory in the same order as in the C source file
  • FAQ: Memory bank problem about 21489 in CCES
  • FAQ: Moving SSL/DD 1.0 (VisualDSP++) Projects to CrossCore Embedded Studio
  • FAQ: Optimizer in C/C++ compiler
  • FAQ: Partitioning SDRAM on ADSP-BF561 and ADSP-BF609 in CCES
  • FAQ: Pin Multiplexing and chip package options
  • FAQ: Preprocessor paths tab missing in CCES
  • FAQ: Regarding linking *.dlb in CCES
  • FAQ: Reporting a Crash or Hang in CrossCore Embedded Studio
  • FAQ: RTOS Status view for uCOSIII in CCES
  • FAQ: Simulator Support for ADSP-BF70x in CrossCore Embedded Studio 1.1.0
  • FAQ: Source code for CCES libraries
  • FAQ: Speeding up slow build times
  • FAQ: Static library & IP protection
  • FAQ: Support for Parallel Builds in CrossCore Embedded Studio
  • FAQ: suppress assembler preprocessor warning
  • FAQ: The Command Line Device Programmer (cldp) cannot connect to the target
  • FAQ: The validation code that was e-mailed to me is being rejected. What could be the problem?
  • FAQ: Trying to load an executable built for a.b silicon into a x.y silicon target. Continue?
  • FAQ: UART Device Driver API adi_uart_SetBaudRate returns failure code
  • FAQ: UART Driver Example "char echo code" for Non blocking mode using BF609
  • FAQ: Unable to set breakpoints within code in CCES
  • FAQ: Upgrading µCOS-III Add-In to version 1.1.0 results in warnings
  • FAQ: Using Blackfin and SHARC from the command line in CrossCore Embedded Studio
  • FAQ: Using CMSIS packs from the command line in CrossCore Embedded Studio
  • FAQ: Using CrossCore Embedded Studio's CCES Runner Utility
  • FAQ: VDSP++'s expressions vs CCES's expressions
  • FAQ: What are board support packages, and do I need one?
  • FAQ: What are the different types of licenses for CrossCore Embedded Studio?
  • FAQ: What are the system requirements for CCES?
  • FAQ: What changes are needed to build a CrossCore Embedded Studio project after moving to another directory?
  • FAQ: What is the current working directory for the Elfloader in CrossCore Embedded Studio
  • FAQ: What is the difference between a license expiring, and a subscription ending? How do I renew a subscription?
  • FAQ: What is the purpose of using non-blocking peek functions?
  • FAQ: What is the reason for getting ADI_SPI_QUEUE_FULL error in nonblocking mode while calling adi_spi_SubmitBuffer() three times inside the interrupt handler?
  • FAQ: Where can I find details of CrossCore Software and Tools Anomaly Reports?
  • FAQ: Where can I find Example Projects and Code Sketches in CCES?
  • FAQ: Where can I find my license.dat file in CrossCore Embedded Studio?
  • FAQ: Where can we find Benchmark for Real FFT processing in ADSP-BF609
  • FAQ: Where is the #define of __ADSP215xx__ ?
  • FAQ: Which versions of CrossCore Embedded Studio (CCES) do I need to install?
  • FAQ: Why am I receiving a message about my license expiring in x days?
  • FAQ: Why do I always find additional files called "system.svc" and "adi_initialize.{h|c}" in my CCES project?
  • FAQ: Why do I encounter the error ‘A valid license could be found’ on starting CrossCore Embedded Studio?
  • FAQ: Why do I receive, “There was a problem installing the license for this serial number. The serial number has already been used and can be installed only once”?
  • FAQ: Why is C/C++ compiler switch -Og missing in CCES?
  • FAQs: Heap Debugging
  • How to access stereo channels individually in the Audio_Passthrough_I2S example present in GUL BSP?
  • System Services and Device Drivers for CrossCore® Embedded Studio Training Videos
  • What is the procedure for getting CCES / VDSP license key when customer lost the purchased license?
  • [FAQ] : Is it possible to convert my existing corporate domain license to node-locked license?
  • [Faq] : Building a specific / particular core project in Multicore Application( like ADSP-SC5xx projects)
  • [FAQ] : Can we use adi_spu_Init() API in more than one core
  • [FAQ] : Do I need to define PI values when I write my code in SHARC processor?
  • [FAQ] : Does ADZS-AUDIO-EX3 support ADSP-BF707 Blackfin processor?
  • +[FAQ] : Driver example for Timer windowed watchdog period mode.
  • [FAQ] : Example code which helps to transmit 20bytes of data from slave to master using quad SPI mode
  • [FAQ] : Example code which helps to understand communication between UART0 and 1 in BF609 Ezkit
  • [FAQ] : Example for Passing audio from ARM to SHARC core using multicore talk through concept in ADSP-SC589 EZKIT
  • [FAQ] : Example project developed for BF-609 Evaluation board which helps to understand PINT mode in Timer.
  • [FAQ] : Example project which creates a communication between SPI1 and SPI2 over ports of P1 and P2 (sigma studio) in ADSP-SC589 EZKIT
  • [FAQ] : Example project which generates Timer0 interrupt in SHARC0 to raise interrupt in ARM core as well as SHARC1 via TRU APIs
  • [FAQ] : Example project which helps to understand SPI Slave receive process using SSLDD Device Driver APIs and tested in ADSO-BF609 EZkit
  • [FAQ] : Example project which helps to understand UART DMA mode operation in SC58x processors
  • [FAQ] : Explain about SSLDD 3.0 Design setup
  • [FAQ] : How can I create a copy of example project available in CCES/BSP into the workspace instead of importing example project directly from installation path?
  • [FAQ] : How can I use same GPIO PINT module in both the SHARC cores?
  • +[FAQ] : How to access darkmode appearance in CCES?
  • [FAQ] : How to calculate Bit clock frequency, SPORT clock divisor & Framesync divisor register values
  • [FAQ] : How to create large data buffers in sdram without initialization
  • [FAQ] : How to generate Software triggering interrupt to all cores using TRU APIs in ADSP-SC58x/2158x Evaluation boards
  • [FAQ] : How to generate two interrupts on Rising and Falling edge of same single input pin using two PINT modules in single core.
  • [FAQ] : How to identify runtime stack overflow detection in CCES
  • [FAQ] : How to link C-code ISRs to the project?
  • [FAQ] : How to link static libraries in ARM core project
  • [FAQ] : How to modify the Interrupt Vector Table with respect to the user defined Interrupt handler?
  • [FAQ] : How to program and verify using cldp?
  • [FAQ] : How to protect shared code/ data in a multithreaded environment?
  • [FAQ] : How to resolve audio distortion issue while running audio projects in Ezkit
  • [FAQ] : How to segregate Individual channel data in I2S mode for ADSP-21569 Ezkit
  • [FAQ] : How to use EXTCLK_MODE in timer
  • [FAQ] : I2C(TWI) driver configuration sample project which generates an interrupt in BF609 Ezkit.
  • [FAQ] : In SPI while sending data from master to slave, how to deassert "Slave select" signal for a particular period of time during each frame transfer?
  • [FAQ] : Is there a way to use a symbol constant defined in the LDF file in compiled C code and use it in run time?
  • [FAQ] : Is there any way to use the symbol which was defined in LDF from C code for accessing the size of input section?
  • [FAQ] : SPI flash_read Example project in Callback mode for BF518 Processor
  • [FAQ] : Tips for configuring more than one ADC & DAC in audio application
  • [FAQ] : What could be the reason for getting network outage issue while activating CCES license
  • [FAQ] : What is the best way of sharing global data between cores?
  • [FAQ] : What is the difference between ADSP-SC58x and ADSP-214xx processors while using run time library functions which access data from external memory?
  • [FAQ] : What is the difference between Critical Regions and Scheduler tasks in Embedded applications?
  • [FAQ] : Why am I getting return value "ADI_SPORT_BUFFERS_NOT_SUBMITTED (# 6) during validation of my application which uses SPORT APIs
  • [FAQ] Example project for EXTCLK mode in Timer for ADSP-BF609 EZKIT
  • [FAQ] Example project which helps to understand how to interface flash SPI using driver APIs
  • [FAQ] How do I view a specific symbol in the CCES plot window?
  • [FAQ] When callback occurs?
  • [FAQ]: Multicore Sharc Audio talk through project for SC-573 EZkit
  • [FAQ]: Blocking Vs Non-Blocking in SSLDD 3.0
  • [FAQ]: Callback registration in SSLDD 3.0
  • [FAQ]: Create an Example code which helps to understand companding laws(U-Law and A-Law) in SPORTs
  • [FAQ]: Create an Example code which helps to understand SPI core mode with callback
  • [FAQ]: How can I obtain university license for Crosscore embedded studio?
  • [FAQ]: How to change sample rate to 192 KHz in SigmaStudioForSHARC 2.2.0 (ADSP-213xx & ADSP-214xx)
  • [FAQ]: How to upgrade from existing VisualDSP++ license to CCES license.
  • [FAQ]: Major Difference between SSLDD 2.0 and SSLDD 3.0

FAQ: Partitioning SDRAM on ADSP-BF561 and ADSP-BF609 in CCES

Question

The Startup Code/LDF settings in the System Configuration provide three options to partition SDRAM: "Custom", "Default", or "None". When selecting 'None' for the BF561/BF609 why do I receive this error?:

[Error pp0019] "..\system\startup_ldf\app.ldf":210 'There is no support for non-partitioned SDRAM'

===================================

Answer

Memory Sharing on the multi-core ADSP-BF561 and ADSP-BF609 is supported in CrossCore Embedded Studio through the use of MCAPI. As a result, the generated LDFs are constructed in such a way as to support MCAPI, requiring that the external memory is partitioned on each core. Only the 'Default' and 'Custom' options are valid for these targets.

For greater control of the partitioning on a per-core basis, enable the "Custom" option, and modify the memory segment definitions within the MEMORY{...} block of the LDF.

  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.