Analog.com
Analog
Dialogue
Wiki
English
简体中文
日本語
EngineerZone
Search
Log In
Site
Search
User
Forums
Popular Forums
RF and Microwave
Power Management
Video
FPGA Reference Designs
Precision ADCs
Linux Software Drivers
SigmaDSP Processors & SigmaStudio Dev. Tool
Product Forums
A2B
Amplifiers
Analog Microcontrollers
Clock and Timing
Data Converters
Direct Digital Synthesis (DDS)
Energy Monitoring and Metering
Interface and Isolation
MEMS Inertial Sensors
Processors and DSP
Switches/Multiplexers
Temperature Sensors
Voltage References
View All
Application Forums
Audio
Automated Test Equipment (ATE)
Condition-Based Monitoring
Depth, Perception & Ranging Technologies
Embedded Vision Sensing Library
Motor Control Hardware Platforms
Optical Sensing
Precision Technology Signal Chains Library
Video
Wireless Sensor Networks Reference Library
Design Center Forums
ACE Evaluation Software
ADEF System Platforms
Design Tools and Calculators
FPGA Reference Designs
Linux Software Drivers
Microcontroller no-OS Drivers
Reference Designs
Signal Chain Power (SCP)
Software Interface Tools
System Demonstration Platform (SDP) Support
Learn
Highlighted Webinar
Digital Isolator Working Voltage Considerations for End Application Optimization
Recent Discussions
ADALM-2000 SET A STATIC IP
Error in compiling program using libad9361 and libiio
Inconsistent receiver power between 2 transmissions of the same signal
DMA (from PS to PL) unexpected behavior
ADALM-PLUTO firmware upgrade crash
Places
ADI Education Home
ADI Webinars
StudentZone (Analog Dialogue)
Video Annex
Virtual Classroom
Latest Webinars
Digital Isolator Working Voltage Considerations for End Application Optimization
In-vehicle Networking Simplified with 10BASE-T1S
Design of Multi-Band Phased Array Systems for Space Applications
Designing Optimized Power Solutions for Precision Signal Chains (2023)
One Size Fits All - Power Your Applications with an Integrated Power IC
View All Webinars
Community Hub
Challenge Yourself!
KCC's Quizzes AQQ248 about a funny function
View All
Places
Community Help
Logic Lounge
The Weekly Brew
Resources
EZ Code of Conduct
EZ How To Help Articles
Getting Started Guide
ADI: Words Matter
Community Help Videos
View All
Blogs
Highlighted Blogs
Rediscovering Signal Chain µModule®︎
Why AI Assisted/Enabled Buildings Need Intelligent Edge Devices
Latest Blogs
Mastering Precision: A Guide to Setup Your Laboratory for IPn Measurement
A Visit to the EMC Lab: Radiated Vs. Conducted Emissions and Immunity
Finally, Batteries You Can Believe
Powering Your Drive - It's More Than Just Plugging It In
How Old Wires Are Bringing New Efficiencies to Building Retrofits
Read All Blogs
ADI Blogs
EZ Spotlight
The Engineering Mind
Partners
Electronic Design Services - PartnerZone
Boston Engineering
Calian, Advanced Technologies
Colorado Engineering Inc. (DBA CAES AT&E)
Clockworks Signal Processing
Epiq Solutions
Fidus
PalmSens
Richardson RFPD
Tri-Star Design, Inc.
VadaTech
Vanteon
X-Microwave
View All
Processors and DSP
Software and Development Tools
CrossCore Embedded Studio and Add-ins
Cancel
CrossCore Embedded Studio and Add-ins
Documents
FAQ: Why is C/C++ compiler switch -Og missing in CCES?
Q&A
Docs/FAQs
Members
Tags
More
Cancel
FAQ
+
a.b silicon into a x.y silicon target: FAQ
+
accel_xxxx: FAQ
+
ADC & DAC in audio application: FAQ
+
Add version of application in loader file: FAQ
+
Add-in license: FAQ
+
ADI_SPI_TRANSCEIVER: FAQ
+
adi_spu_Init() API: FAQ
+
ADSO-BF609 EZkit: FAQ
+
ADSP-21364: FAQ
+
ADSP-214xx: FAQ
+
ADSP-21569 Ez-kit: FAQ
+
ADSP-21569: FAQ
+
ADSP-BF609 EZKIT: FAQ
+
ADSP-BF609: FAQ
+
ADSP-BF707: FAQ
+
ADSP-BF70x: FAQ
+
ADSP-SC589: FAQ
+
ADSP-SC58x: FAQ
+
ADSP-SC598: FAQ
+
ADSP-SC5xx: FAQ
+
ADSP21489: FAQ
+
ADSP215xx: FAQ
+
alignment pragma: FAQ
+
ARM CORE: FAQ
+
ARM to Sharc: FAQ
+
avoid when a project is getting build: FAQ
+
BF-609 Evaluation board: FAQ
+
BF518 Processor: FAQ
+
BF703: FAQ
+
BF706 EZ-KIT: FAQ
+
BF706: FAQ
+
BF706mini BSP project: FAQ
+
BF707 SPI: FAQ
+
C source file: FAQ
+
C++ code: FAQ
+
C-code ISRs: FAQ
+
Callback function: FAQ
+
Calling Library Functions: FAQ
+
cc1138: FAQ
-
CCES: FAQ's
Allocate all memory in L1
Does DDR SDRAM memory reserved for SHARC1 can be used for SHARC0 itself?
FAQ: An alternative way to use heap_lookup_name in CCES
FAQ: Boot without CCES
FAQ: Can we open CCES linker generated XML map file in Chrome browser?
FAQ: CCES builds applications much slower after installing non-ADI software on my machine
FAQ: Generate a .bin file in CCES
FAQ: How can I obtain and install a licenses for CrossCore Embedded Studio?
FAQ: How can I view peripheral registers on the Cortex-A55 core (ADSP-SC598 family)?
FAQ: How can we suppress all MISRA rule for a particular function in CCES?
FAQ: How do I debug SHARC applications while running Linux on the ARM core of the ADSP-SC5xx processor?
FAQ: How do I set up interrupts on SHARC?
FAQ: How do I stop CCES rebuilding all my projects when I connect to a Debug Configuration?
FAQ: How do I verify which versions of CCES and CCES Add-Ins I have installed, and the status of my installed licenses for each?
FAQ: How do you modify a generated LDF during project creation in CCES?
FAQ: How do you upgrade UCOS version on CCES
FAQ: How Does CCES Node Locked Maintenance License Work
FAQ: How is debugging the ADSP-SC598 family of processors containing Cortex-A55 different than Cortex-A5 processors?
FAQ: How to find the size of program in CCES?
FAQ: How to get PDF version CCES compiler, linker, loader manuals?
FAQ: How to make my algorithm as a library in CCES
FAQ: I need to transfer my CCES license to a new machine. How do I register my license against a new host ID (MAC Address)?
FAQ: Imported CCES Example won't build; what is the procedure to import an example?
FAQ: INPUT_SECTION_ALIGN(4) usage in CCES
FAQ: Is there a way to turn off semi-hosting for a core like you can in the debug configuration window in CCES?
FAQ: Memory bank problem about 21489 in CCES
FAQ: Partitioning SDRAM on ADSP-BF561 and ADSP-BF609 in CCES
FAQ: Preprocessor paths tab missing in CCES
FAQ: Regarding linking *.dlb in CCES
FAQ: RTOS Status view for uCOSIII in CCES
FAQ: Source code for CCES libraries
FAQ: Speeding up slow build times
FAQ: The validation code that was e-mailed to me is being rejected. What could be the problem?
FAQ: Unable to set breakpoints within code in CCES
FAQ: USB cable for Evaluation board
FAQ: Using CrossCore Embedded Studio's CCES Runner Utility
FAQ: VDSP++'s expressions vs CCES's expressions
FAQ: What are board support packages, and do I need one?
FAQ: What are the system requirements for CCES?
FAQ: What is the difference between a license expiring, and a subscription ending? How do I renew a subscription?
FAQ: Where can I find Example Projects and Code Sketches in CCES?
FAQ: Where can I find my license.dat file in CrossCore Embedded Studio?
FAQ: Why am I receiving a message about my license expiring in x days?
FAQ: Why do I always find additional files called "system.svc" and "adi_initialize.{h|c}" in my CCES project?
FAQ: Why do I encounter the error ‘A valid license could be found’ on starting CrossCore Embedded Studio?
FAQ: Why do I receive, “There was a problem installing the license for this serial number. The serial number has already been used and can be installed only once”?
FAQ: Why is C/C++ compiler switch -Og missing in CCES?
FAQs: Heap Debugging
How to switch between SPI 4Byte and 3Byte Addressing Modes
Pre-defined compiler macros in CCES
What is the procedure for getting CCES / VDSP license key when customer lost the purchased license?
[FAQ] : "Error: processor 'ADSP-21593' is not supported"
[FAQ] : Assembler error ea1144
[FAQ] : Cache Performance Analysis
[FAQ] : Does CCES support programming ADuCM355 Controller?
[FAQ] : DXE file in every build
[FAQ] : Get timestamp in CCES using command line
[FAQ] : How can I create a copy of example project available in CCES/BSP into the workspace instead of importing example project directly from installation path?
[FAQ] : How to identify runtime stack overflow detection in CCES
[FAQ] : Is CCES_Runner available for Linux ?
[FAQ] : Is it possible to get an exact C equivalent source codes for filter.h
[FAQ] : Load symbols only option in CCES
[FAQ] : Modify LDF in CCES
[FAQ] : PGO in CCES
[FAQ] : What could be the reason for getting network outage issue while activating CCES license
[FAQ] :Is it possible to make multiple read operations from the same file but not continuing reading past file beginning on multiple reads using CCES_runner.
[FAQ] How do I view a specific symbol in the CCES plot window?
[FAQ]: Support for eclipse plugins in CCES
[FAQ]:How to use Breakpoint Action in CCES?
[FAQ]:Is Exclusive-access built-in functions
+
cldp: FAQ
+
CLKIN: FAQ
+
Code folding in CCES: FAQ
+
Configuring the Loader, Linker and Archiver: FAQ
+
connect to the Blackfin: FAQ
+
CrossCore Embedded Studio STDIO: FAQ
+
CROSSCORE: FAQ
+
Data Member Alignment: FAQ
+
Device Driver programming: FAQ
+
Difference between Emulator and Simulator: FAQ
+
disable prelinker: FAQ
+
Embedded applications: FAQ
+
EV-21569-SOM: FAQ
+
EXTCLK_MODE: FAQ
+
How to access stereo channels individually in the Audio_Passthrough_I2S example present in GUL BSP?
+
How to avoid CORE0 and DEBUG: FAQ
+
How to build a specific code from single source file for a specific core?
+
How to convert long double into string: FAQ
How to create library files for individual modules?
+
how to deassert Slave: FAQ
+
How to do profiling: FAQ
+
How to protect shared code/ data: FAQ
+
How to resolve audio distortion issue: FAQ
How to use commands in CCES runner
How to use optimized libraries for FFT
+
HW Accelerator and SW libraries: FAQ
+
Interrupt Vector Table: FAQ
+
LDF from C code: FAQ
+
linker map file: FAQ
+
List of Processors: FAQ
+
Loader File: FAQ
+
MCAPI package: FAQ
+
node-locked license: FAQ
+
non-blocking peek functions: FAQ
Optimization in ARM
+
Optimizer in C/C++ compiler: FAQ
+
PART_SPECIFIC_HEADERS: FAQ
+
path variables: FAQ
+
peripheral Error: FAQ
+
PINT modules: FAQ
+
PM bus: FAQ
+
Project Explorer tree: FAQ
+
PWM mode: FAQ
+
quad SPI mode: FAQ
+
RTOS for older Blackfin or older SHARC: FAQ
+
SC-573 EZkit: FAQ
+
SDRAM: FAQ
+
SHARC 21469: FAQ
+
SHARC0: FAQ
+
SHARC: FAQ
+
sharing global data between cores: FAQ
+
SigmaStudioForSHARC: FAQ
+
SIMD code: FAQ
+
SIMD: FAQ
+
SPI core mode with callback: FAQ
+
SPI flash: FAQ
+
SPORT API: FAQ
+
SPORT: FAQ
+
SRCU bit: FAQ
+
SSLDD 2.0 and SSLDD 3.0: FAQ
+
SSLDD 3.0: FAQ
+
SSLDD3.0: FAQ
+
stack overflow: FAQ
+
Static library & IP protection: FAQ
+
suppress assembler preprocessor warning: FAQ
+
system.svc: FAQ
+
two PINT modules: FAQ
+
TX and RX DMA Interrupts: FAQ
+
U-Law and A-Law: FAQ
+
UART Device Driver: FAQ
+
UART ISR Callback: FAQ
+
VisualDSP++: FAQ
+
Wakeup processor from Hibernate: FAQ
+
When callback occurs: FAQ
+
word addressable program: FAQ
[FAQ] : BITEXP and BITRET for ADSP-214xx
[FAQ] : cache invalidation and cache flushing
[FAQ] : Create Library files for individual modules
[FAQ] : Custom debug configurations in CCES
[FAQ] : Difference between ADZS-HPUSB and ADZS-USB ICE
[FAQ] : Does CCES have any API that can be used to build automation test platform with Python
[FAQ] : Does ICE-1000 supported ADSP-CM407F?
+
[FAQ] : Driver example for Timer windowed watchdog period mode.
[FAQ] : Example code for SPORT slave trigger in ADSP-21569 Ezkit
[FAQ] : GUL-XP board with EZkit license
+
[FAQ] : How to access darkmode appearance in CCES?
[FAQ] : How to obtain PCB library files for ADI processors
[FAQ] : How to pass arguments from command line in CCES runner
[FAQ] : How to use Device programmer in EVAL-ADICUP360 board
[FAQ] : Interrupt header files along with -char-size-32 switch in Sharc
[FAQ] : Is it possible to perform stepping into the code in CCES Runner.
[FAQ] : Is there a way to list symbols from library (*.dlb) file?
[FAQ] : Is there a way to mangle or remove internal symbols ?
[FAQ] : sizeof() built-in function in BF and Sharc processors
[FAQ] : Streaming Data input and output in CCES
[FAQ] : TWI Transfer using 3.0 APIs
[FAQ] : UART sample driver code for BF706mini
[FAQ] : “Peripherals view” in CCES
[FAQ]: Difference between Debug and Release configurations
[FAQ]: How to use "log10f_simd"
+
µCOS-III Add-In: FAQ
FAQ: Why is C/C++ compiler switch -Og missing in CCES?
Revision
Creation Date
Revision Author
Select All
Current Revision
2 Aug 2022 3:26 PM
Sara Campbell
2
Revision #2
20 Jun 2020 8:22 PM
santha.vijay
1
Revision #1
4 Jun 2018 1:42 PM
ADIApproved
Compare Versions
View current version
