Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • RF and Microwave
    • Video
    • Power Management
    • Precision ADCs
    • FPGA Reference Designs
    • Linux Software Drivers

    Product Forums

    • Amplifiers
    • Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • A2B
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Designing for Silence: EMC Testing and Reduction for Digital Isolators and DC-DC Converters

    Join us for an in-depth webinar where we dive into the world of EMC testing applied to ADI’s digital isolators. We''ll walk through the test setups, standards...

    Places

    • ADI Academy
    • ADI Webinars
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Power Management Fundamentals II Session 6: Key Layout Considerations for Power
    • Power Management Fundamentals II Session 5: Deeper Look into Power Protection
    • Power Management Fundamentals II Session 4: Isolated Converters Explained
    • Designing for Silence: EMC Testing and Reduction for Digital Isolators and DC-DC Converters
    • Maximize Workflow: Analog Devices eShop New Upload Tools
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ294 about a digital phase splitter design

      1. Quote of the month: "I've learned that people will forget what you said, people will forget what you did, but people will never forget how you made...

    View All

    What's Brewing

      Read a Blog, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content from the blog: Let's Take a Field-Bus Trip Your field-bus engines...

    View All

    Places

    • Community Help
    • Logic Lounge
    • Super User Program
    • Analog Dialogue Quiz

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Turning up the Noise: .NOISE Simulations in LTspice: Part 1 of 3

    Noise simulations are a crucial aspect of circuit design, allowing engineers to understand and mitigate the impact of noise on their circuits. There are...

     

    The ABCs of SerDes

    SerDes has revolutionized how we transport data at gigabit speeds with low pin count and has become the backbone of modern-day communication. GMSL is ADI...

    Latest Blogs

    • A Designer’s Guide to Isolated Transceiver Architectures
    • Understanding Safe Failure Fraction: Can There Be Multiple Values?
    • Powering the Future: Multiphase Buck-Boost Innovation for Telecom: Part 3 of 3
    • Freedom from Interference: Control of Mixed ASIL Criticalities
    • High-Tech Pro and Crafty Creator: Meet Iulia, Our Inspiring Super User!
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Sensor Interfaces
    • SmartMesh
EngineerZone
EngineerZone
CrossCore Embedded Studio and Add-ins
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
CrossCore Embedded Studio and Add-ins
  • Processors and DSP
  • Software and Development Tools
  • CrossCore Embedded Studio and Add-ins
  • Cancel
CrossCore Embedded Studio and Add-ins
Documents Boot without CCES Audit
  • Forums
  • Docs/FAQs
  • Members
  • Tags
  • Cancel
  • FAQ
  • +a.b silicon into a x.y silicon target: FAQ
  • +accel_xxxx: FAQ
  • +ADC & DAC in audio application: FAQ
  • Add submodule files in CCES
  • +Add version of application in loader file: FAQ
  • Add-in license: FAQ
  • +ADI_SPI_TRANSCEIVER: FAQ
  • +adi_spu_Init() API: FAQ
  • +ADSO-BF609 EZkit: FAQ
  • +ADSP-21364: FAQ
  • +ADSP-214xx: FAQ
  • +ADSP-21569 Ez-kit: FAQ
  • +ADSP-21569: FAQ
  • +ADSP-BF609 EZKIT: FAQ
  • +ADSP-BF609: FAQ
  • +ADSP-BF707: FAQ
  • +ADSP-BF70x: FAQ
  • +ADSP-SC589: FAQ
  • +ADSP-SC58x: FAQ
  • +ADSP-SC59x: FAQs
  • +ADSP-SC5xx: FAQ
  • +ADSP21489: FAQ
  • +ADSP215xx: FAQ
  • +alignment pragma: FAQ
  • +ARM CORE: FAQ
  • +ARM to Sharc: FAQ
  • +avoid when a project is getting build: FAQ
  • +BF-609 Evaluation board: FAQ
  • +BF518 Processor: FAQ
  • +BF703: FAQ
  • +BF706 EZ-KIT: FAQ
  • +BF706: FAQ
  • +BF706mini BSP project: FAQ
  • +BF707 SPI: FAQ
  • BITEXP and BITRET for ADSP-214xx
  • C and C++ standard library in CCES?
  • +C source file: FAQ
  • +C++ code: FAQ
  • +C-code ISRs: FAQ
  • cache invalidation and cache flushing
  • +Callback function: FAQ
  • +Calling Library Functions: FAQ
  • +cc1138: FAQ
  • -CCES: FAQ's
    • "Error: processor 'ADSP-21593' is not supported" Audit
    • Allocate all memory in L1 Audit
    • An alternative way to use heap_lookup_name in CCES Audit
    • An assembly language subroutine to delay N cycles in CCES Audit
    • Arm Cycle Counting Audit
    • Assembler error ea1144 Audit
    • Boot without CCES Audit
    • Build multiple projects using Headless Tool
    • Cache Performance Analysis Audit
    • Can we open CCES linker generated XML map file in Chrome browser? Audit
    • CCES builds applications much slower after installing non-ADI software on my machine Audit
    • CCES launch configuration information
    • CCES License for EV carrier boards
    • CCES3.x.x Installation:
    • Compile DOUBLE64 with DOUBLE32 libraries
    • Does CCES support programming ADuCM355 Controller? Audit
    • Does DDR SDRAM memory reserved for SHARC1 can be used for SHARC0 itself?
    • DXE file in every build Audit
    • FAQs: Heap Debugging Audit
    • Generate a .bin file in CCES Audit
    • Get timestamp in CCES using command line Audit
    • How can I create a copy of example project available in CCES/BSP into the workspace instead of importing example project directly from installation path?
    • How can I obtain and install a licenses for CrossCore Embedded Studio? Audit
    • How can I view peripheral registers on the Cortex-A55 core (ADSP-SC598 family)? Audit
    • How can we suppress all MISRA rule for a particular function in CCES? Audit
    • How do I debug SHARC applications while running Linux on the ARM core of the ADSP-SC5xx processor?
    • How do I set up interrupts on SHARC? Audit
    • How do I stop CCES rebuilding all my projects when I connect to a Debug Configuration? Audit
    • How do I verify which versions of CCES and CCES Add-Ins I have installed, and the status of my installed licenses for each? Audit
    • How do you modify a generated LDF during project creation in CCES? Audit
    • How Does CCES Node Locked Maintenance License Work Audit
    • How is debugging the ADSP-SC598 family of processors containing Cortex-A55 different than Cortex-A5 processors? Audit
    • How to add .doj files in a text file and create a library?
    • How To Define A Float Variable To "NaN" In C? Audit
    • How to find the size of program in CCES? Audit
    • How to get PDF version CCES compiler, linker, loader manuals? Audit
    • How to identify runtime stack overflow detection in CCES
    • How to make my algorithm as a library in CCES Audit
    • How to switch between SPI 4Byte and 3Byte Addressing Modes Audit
    • How to use Breakpoint Action in CCES? Audit
    • I need to transfer my CCES license to a new machine. How do I register my license against a new host ID (MAC Address)? Audit
    • Imported CCES Example won't build; what is the procedure to import an example? Audit
    • INPUT_SECTION_ALIGN(4) usage in CCES
    • Is CCES_Runner available for Linux ? Audit
    • Is Exclusive-access built-in functions Audit
    • Is it possible to get an exact C equivalent source codes for filter.h Audit
    • Is it possible to make multiple read operations from the same file but not continuing reading past file beginning on multiple reads using CCES_runner. Audit
    • Is there a way to turn off semi-hosting for a core like you can in the debug configuration window in CCES? Audit
    • JTAG chain in CCES Audit
    • Legacy CCES download links
    • Load symbols only option in CCES
    • Memory bank problem about 21489 in CCES Audit
    • Modify LDF in CCES Audit
    • Move library/object to specific memory Audit
    • NEON Support for A5 Core in CCES
    • On-board Debug Agent firmware update
    • Organizing and Building Multiple Projects in CCES
    • Partitioning SDRAM on ADSP-BF561 and ADSP-BF609 in CCES Audit
    • PGO in CCES Audit
    • Pre-defined compiler macros in CCES Audit
    • Preprocessor paths tab missing in CCES Audit
    • Regarding linking *.dlb in CCES Audit
    • RSE feature in CCES
    • Source code for CCES libraries
    • Speeding up slow build times Audit
    • Support for eclipse plugins in CCES Audit
    • The validation code that was e-mailed to me is being rejected. What could be the problem? Audit
    • Unable to set breakpoints within code in CCES Audit
    • USB cable for Evaluation board Audit
    • Using CrossCore Embedded Studio's CCES Runner Utility Audit
    • VDSP++'s expressions vs CCES's expressions Audit
    • What are board support packages, and do I need one? Audit
    • What are the system requirements for CCES? Audit
    • What could be the reason for getting network outage issue while activating CCES license Audit
    • What is the difference between a license expiring, and a subscription ending? How do I renew a subscription? Audit
    • What is the procedure for getting CCES / VDSP license key when customer lost the purchased license? Audit
    • Where can I find Example Projects and Code Sketches in CCES? Audit
    • Where can I find my license.dat file in CrossCore Embedded Studio? Audit
    • Why am I receiving a message about my license expiring in x days? Audit
    • Why do I always find additional files called "system.svc" and "adi_initialize.{h|c}" in my CCES project? Audit
    • Why do I encounter the error ‘A valid license could be found’ on starting CrossCore Embedded Studio? Audit
    • Why do I receive, “There was a problem installing the license for this serial number. The serial number has already been used and can be installed only once”? Audit
    • Why is C/C++ compiler switch -Og missing in CCES? Audit
    • [FAQ] How do I view a specific symbol in the CCES plot window?
  • +cldp: FAQ
  • Clip double precision floating-point in C Audit
  • +CLKIN: FAQ
  • +Code folding in CCES: FAQ
  • +Configuring the Loader, Linker and Archiver: FAQ
  • +connect to the Blackfin: FAQ
  • Create Library files for individual modules Audit
  • Creating and Linking a .dlb in CCES
  • +CrossCore Embedded Studio STDIO: FAQ
  • +CROSSCORE: FAQ
  • Custom debug configurations in CCES
  • +Data Member Alignment: FAQ
  • +Device Driver programming: FAQ
  • Difference between ADZS-HPUSB and ADZS-USB ICE Audit Audit
  • Difference between Debug and Release configurations
  • +Difference between Emulator and Simulator: FAQ
  • +disable prelinker: FAQ
  • DND mode in CCES
  • Does CCES have any API that can be used to build automation test platform with Python Audit
  • Does ICE-1000 supported ADSP-CM407F? Audit
  • +Driver example for Timer windowed watchdog period mode.
  • +Embedded applications: FAQ
  • +EV-21569-SOM: FAQ
  • Example code for SPORT slave trigger in ADSP-21569 Ezkit Audit Audit
  • Export console output to the desired file Audit
  • export/import CCES preferences settings
  • +EXTCLK_MODE: FAQ
  • Flash Programmer Drivers for ADSP-2183x/SC83x and ADSP-SC5xx ARM Cortex A5 Cores
  • GUL-XP board with EZkit license Audit
  • +How to access darkmode appearance in CCES?
  • +How to access stereo channels individually in the Audio_Passthrough_I2S example present in GUL BSP?
  • +How to avoid CORE0 and DEBUG: FAQ
  • How to build a specific code from single source file for a specific core?
  • +How to convert long double into string: FAQ
  • How to create library files for individual modules? Audit
  • +how to deassert Slave: FAQ
  • +How to do profiling: FAQ
  • How to obtain PCB library files for ADI processors Audit
  • How to pass arguments from command line in CCES runner
  • +How to protect shared code/ data: FAQ
  • How To remove automatically added "includes" folders in CCES project Audit
  • How to use "log10f_simd" Audit
  • How to use commands in CCES runner Audit
  • How to use Device programmer in EVAL-ADICUP360 board Audit
  • How to use optimized libraries for FFT Audit
  • +HW Accelerator and SW libraries: FAQ
  • INPUT SECTIONS & INPUT SECTIONS PIN EXCLUSIVE Audit
  • Interrupt header files along with -char-size-32 switch in Sharc Audit
  • +Interrupt Vector Table: FAQ
  • Is it possible to perform stepping into the code in CCES Runner. Audit
  • Is there a way to list symbols from library (*.dlb) file? Audit
  • Is there a way to mangle or remove internal symbols ? Audit
  • JTAG switch Interface for EV-SOMCRR-EZLITE and EV-SOMCRR-EZKIT: Audit
  • +LDF from C code: FAQ
  • +linker map file: FAQ
  • +List of Processors: FAQ
  • +Loader File: FAQ
  • +MCAPI package: FAQ
  • +node-locked license: FAQ
  • +non-blocking peek functions: FAQ
  • Optimization in ARM Audit
  • +PART_SPECIFIC_HEADERS: FAQ
  • +path variables: FAQ
  • +peripheral Error: FAQ
  • +PINT modules: FAQ
  • +PM bus: FAQ
  • +Project Explorer tree: FAQ
  • +PWM mode: FAQ
  • +quad SPI mode: FAQ
  • Reset SHARC core from ARM core using RCU in SC573 Audit
  • +RTOS for older Blackfin or older SHARC: FAQ
  • +SC-573 EZkit: FAQ
  • +SC83x-FAQ
  • +SDRAM: FAQ
  • +SHARC 21469: FAQ
  • +SHARC0: FAQ
  • +SHARC: FAQ
  • +sharing global data between cores: FAQ
  • +SigmaStudioForSHARC: FAQ
  • +SIMD code: FAQ
  • +SIMD: FAQ
  • sizeof() built-in function in BF and Sharc processors Audit
  • +SPI core mode with callback: FAQ
  • +SPI flash: FAQ
  • +SPORT API: FAQ
  • +SPORT: FAQ
  • +SRCU bit: FAQ
  • SRU and DAI routing via GUI
  • +SSLDD 2.0 and SSLDD 3.0: FAQ
  • +SSLDD 3.0: FAQ
  • +SSLDD3.0: FAQ
  • +stack overflow: FAQ
  • +Static library & IP protection: FAQ
  • Streaming Data input and output in CCES
  • +suppress assembler preprocessor warning: FAQ
  • SWD with ICE-1000
  • +system.svc: FAQ
  • TDM with both SPORT channels Audit
  • TWI Transfer using 3.0 APIs
  • +two PINT modules: FAQ
  • +TX and RX DMA Interrupts: FAQ
  • Types of Pragma usage Audit
  • +U-Law and A-Law: FAQ
  • +UART Device Driver: FAQ
  • +UART ISR Callback: FAQ
  • UART sample driver code for BF706mini Audit
  • +VisualDSP++: FAQ
  • +Wakeup processor from Hibernate: FAQ
  • +When callback occurs: FAQ
  • +word addressable program: FAQ
  • [FAQ] : FORCE CONTIGUITY Audit
  • “Peripherals view” in CCES

Boot without CCES Audit

Question:

Is it possible to program the flash in boot-mode on the BF706 EZLITE without using CCES?

===============================

Answer:

From CCES 2.8.0 onward, the need for a CCES license has been removed from the CLDP. Users can now use the CLDP without having  separate license for each machine it is used on. But a full CCES install is still needed in order to use the CLDP however.

CrossCore Serial Flash Programmer (CCSFP)

CrossCore Serial Flash Programmer (CCSFP) is a standalone application for programming, erasing and re-programming the on-board flash of mixed-signal processors, via the UART interface.Future releases of CrossCore Serial Flash Programmer will be distributed as part of the CrossCore Utilities product.

For more details refer the below linked CrossCore® Utilities product page:

https://www.analog.com/en/design-center/evaluation-hardware-and-software/software/crosscore-utilities.html#software-overview

Please refer the below linked FAQ:
FAQ: How do I program flash on my target board using CrossCore Embedded Studio?
https://ez.analog.com/docs/DOC-2111

  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2025 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2025 Analog Devices, Inc. All Rights Reserved