Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • Video
    • Power Management
    • RF & Microwave
    • Precision ADCs
    • FPGA Reference Designs

    Product Forums

    • Amplifiers
    • Clocks & Timers
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors & DSP
    • Processors & Microcontrollers
    • Switches & Multiplexers
    • Sensors
    • Voltage References
    View All

    Application Forums

    • A2B Audio Bus
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools & Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Enabling New Space Missions: Commercial Space Screening Approach for Agile, High-Reliability Payloads

    As the Space market evolves and accelerates, mission designers need space-capable electronics that balance performance, reliability, and affordability...

    Places

    • ADI Academy
    • ADI Webinars
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Other Products Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Enabling New Space Missions: Commercial Space Screening Approach for Agile, High-Reliability Payloads
    • Understanding and Selecting RF Low Noise Amplifiers for Instrumentation, Phased Array and General Purpose Applications
    • Design Smarter with Compact, Low-Power Precision Current Source Signal Chains
    • Power Management Fundamentals II Session 6: Key Layout Considerations for Power
    • A 16T/16R X-Band Direct Sampling Phased Array Subsystem using Apollo MxFE
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ297 about taking the right dose of medication

      1. First, the quote of the month: " All my life I though air is free until I bought a bag of chips " - unknown 2. New quiz AQQ297 about taking the right...

    View All

    What's Brewing

      Read a Blog, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content from the blog: ISO 26262 Essentials: Ensuring Confidence in Your Software...

    View All

    Places

    • Community Help
    • Analog Dialogue Quiz
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Good Marketing Buzz, But How Do I Start?

    "AD74416H! SWIO! - Configurability! Flexibility! Wow !" Marketing is good at spotlighting key features. What it rarely answers is the practical question...

     

    Incorporating Digital Filter Modelling in LTspice Simulations

    When simulating a circuit in LTspice , the goal is likely to gain insight into the analog behaviors and trade-offs of your circuit. It is also likely that...

    Latest Blogs

    • Charting Calm Seas: Tips for Robust RS-485 Data Transmission
    • Unpacking IEC 61508: Low Complexity versus Type A Made Simple
    • Taming the AI Power Storm: Part 2 of 3
    • TIA Me Up, But Keep It Stable: Part 2 of 3
    • Celebrating Innovation: Top 3 EngineerZone Spotlight Blogs from 2025
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Sensor Interfaces
    • SmartMesh
EngineerZone
EngineerZone
CrossCore Embedded Studio and Add-ins
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
CrossCore Embedded Studio and Add-ins
  • Processors & DSP
  • Software & Development Tools
  • CrossCore Embedded Studio and Add-ins
  • Cancel
CrossCore Embedded Studio and Add-ins
Documents Bit-reverse the loader file in the ADSP-214xx SPI slave boot mode
  • Q&A
  • Docs/FAQs
  • Members
  • Tags
  • Cancel
  • FAQ
  • +a.b silicon into a x.y silicon target: FAQ
  • +accel_xxxx: FAQ
  • +ADC & DAC in audio application: FAQ
  • Add submodule files in CCES
  • +Add version of application in loader file: FAQ
  • Add-in license: FAQ
  • +ADI_SPI_TRANSCEIVER: FAQ
  • +adi_spu_Init() API: FAQ
  • +ADSO-BF609 EZkit: FAQ
  • +ADSP-21364: FAQ
  • -ADSP-214xx: FAQ
    • Bit-reverse the loader file in the ADSP-214xx SPI slave boot mode
  • +ADSP-21569 Ez-kit: FAQ
  • +ADSP-21569: FAQ
  • +ADSP-BF609 EZKIT: FAQ
  • +ADSP-BF609: FAQ
  • +ADSP-BF707: FAQ
  • +ADSP-BF70x: FAQ
  • +ADSP-SC589: FAQ
  • +ADSP-SC58x: FAQ
  • +ADSP-SC59x: FAQs
  • +ADSP-SC5xx: FAQ
  • +ADSP-SC8xx FAQs
  • +ADSP21489: FAQ
  • +ADSP215xx: FAQ
  • +alignment pragma: FAQ
  • +ARM CORE: FAQ
  • +ARM to Sharc: FAQ
  • +avoid when a project is getting build: FAQ
  • +BF-609 Evaluation board: FAQ
  • +BF518 Processor: FAQ
  • +BF703: FAQ
  • +BF706 EZ-KIT: FAQ
  • +BF706: FAQ
  • +BF706mini BSP project: FAQ
  • +BF707 SPI: FAQ
  • BITEXP and BITRET for ADSP-214xx
  • C and C++ standard library in CCES?
  • +C source file: FAQ
  • +C++ code: FAQ
  • +C-code ISRs: FAQ
  • cache invalidation and cache flushing
  • +Callback function: FAQ
  • +Calling Library Functions: FAQ
  • +cc1138: FAQ
  • +CCES: FAQ's
  • +cldp: FAQ
  • Clip double precision floating-point in C Audit
  • +CLKIN: FAQ
  • +Code folding in CCES: FAQ
  • +Configuring the Loader, Linker and Archiver: FAQ
  • +connect to the Blackfin: FAQ
  • Create Library files for individual modules Audit
  • Creating and Linking a .dlb in CCES
  • +CrossCore Embedded Studio STDIO: FAQ
  • +CROSSCORE: FAQ
  • Custom debug configurations in CCES
  • +Data Member Alignment: FAQ
  • +Device Driver programming: FAQ
  • Difference between ADZS-HPUSB and ADZS-USB ICE Audit Audit
  • Difference between Debug and Release configurations
  • +Difference between Emulator and Simulator: FAQ
  • +disable prelinker: FAQ
  • DND mode in CCES
  • Does CCES have any API that can be used to build automation test platform with Python Audit
  • Does ICE-1000 supported ADSP-CM407F? Audit
  • +Driver example for Timer windowed watchdog period mode.
  • +Embedded applications: FAQ
  • +EV-21569-SOM: FAQ
  • Example code for SPORT slave trigger in ADSP-21569 Ezkit Audit Audit
  • Export console output to the desired file Audit
  • export/import CCES preferences settings
  • +EXTCLK_MODE: FAQ
  • Flash Programmer Drivers for ADSP-2183x/SC83x and ADSP-SC5xx ARM Cortex A5 Cores
  • GUL-XP board with EZkit license Audit
  • +How to access darkmode appearance in CCES?
  • +How to access stereo channels individually in the Audio_Passthrough_I2S example present in GUL BSP?
  • +How to avoid CORE0 and DEBUG: FAQ
  • How to build a specific code from single source file for a specific core?
  • +How to convert long double into string: FAQ
  • How to create library files for individual modules? Audit
  • +how to deassert Slave: FAQ
  • +How to do profiling: FAQ
  • How to obtain PCB library files for ADI processors Audit
  • How to pass arguments from command line in CCES runner
  • +How to protect shared code/ data: FAQ
  • How To remove automatically added "includes" folders in CCES project Audit
  • How to use "log10f_simd" Audit
  • How to use commands in CCES runner Audit
  • How to use Device programmer in EVAL-ADICUP360 board Audit
  • How to use optimized libraries for FFT Audit
  • +HW Accelerator and SW libraries: FAQ
  • INPUT SECTIONS & INPUT SECTIONS PIN EXCLUSIVE Audit
  • Interrupt header files along with -char-size-32 switch in Sharc Audit
  • +Interrupt Vector Table: FAQ
  • Is it possible to perform stepping into the code in CCES Runner. Audit
  • Is there a way to list symbols from library (*.dlb) file? Audit
  • Is there a way to mangle or remove internal symbols ? Audit
  • JTAG switch Interface for EV-SOMCRR-EZLITE and EV-SOMCRR-EZKIT: Audit
  • +LDF from C code: FAQ
  • +linker map file: FAQ
  • +List of Processors: FAQ
  • +Loader File: FAQ
  • +MCAPI package: FAQ
  • +node-locked license: FAQ
  • +non-blocking peek functions: FAQ
  • Optimization in ARM Audit
  • +PART_SPECIFIC_HEADERS: FAQ
  • +path variables: FAQ
  • +peripheral Error: FAQ
  • +PINT modules: FAQ
  • +PM bus: FAQ
  • +Project Explorer tree: FAQ
  • +PWM mode: FAQ
  • +quad SPI mode: FAQ
  • Reset SHARC core from ARM core using RCU in SC573 Audit
  • +RTOS for older Blackfin or older SHARC: FAQ
  • +SC-573 EZkit: FAQ
  • +SC83x-FAQ
  • +SDRAM: FAQ
  • +SHARC 21469: FAQ
  • +SHARC0: FAQ
  • +SHARC: FAQ
  • +sharing global data between cores: FAQ
  • +SigmaStudioForSHARC: FAQ
  • +SIMD code: FAQ
  • +SIMD: FAQ
  • sizeof() built-in function in BF and Sharc processors Audit
  • +SPI core mode with callback: FAQ
  • +SPI flash: FAQ
  • +SPORT API: FAQ
  • +SPORT: FAQ
  • +SRCU bit: FAQ
  • SRU and DAI routing via GUI
  • +SSLDD 2.0 and SSLDD 3.0: FAQ
  • +SSLDD 3.0: FAQ
  • +SSLDD3.0: FAQ
  • +stack overflow: FAQ
  • +Static library & IP protection: FAQ
  • Streaming Data input and output in CCES
  • +suppress assembler preprocessor warning: FAQ
  • SWD with ICE-1000
  • +system.svc: FAQ
  • TDM with both SPORT channels Audit
  • TWI Transfer using 3.0 APIs
  • +two PINT modules: FAQ
  • +TX and RX DMA Interrupts: FAQ
  • Types of Pragma usage Audit
  • +U-Law and A-Law: FAQ
  • +UART Device Driver: FAQ
  • +UART ISR Callback: FAQ
  • UART sample driver code for BF706mini Audit
  • +VisualDSP++: FAQ
  • +Wakeup processor from Hibernate: FAQ
  • +When callback occurs: FAQ
  • +word addressable program: FAQ
  • [FAQ] : FORCE CONTIGUITY Audit
  • “Peripherals view” in CCES

Bit-reverse the loader file in the ADSP-214xx SPI slave boot mode

Question:

Please confirm whether there is any option to bit-reverse the loader file in the ADSP-214xx SPI slave boot mode?

Answer:

As SPI is a serial protocol which does not stipulate the order of the bits it can, and does, operate both ways. This is left to the hardware and firmware engineer to decide which way they choose to operate, as well as set timing and framing of words. One factor in making that decision, for example, is what peripherals they are talking to over SPI and what, if any, flexibility they have with respect to bit ordering.

The truth is the formatting of the loader stream for SPI boot is consistent with the PROM burner application we provide for use on our EZ-Kits. The choice of MSB/LSB first is a long-standing one that was driven by making examples that work "out-of-the-box" on our EZ-KIT.

We do, however, provide some 'hidden' Loader switches which may be useful, the -BitReverse and -NoBitReverse switches.


For VDSP:
We can add these to the 'Additional Options' in Project Options:Load
to control whether bit reversal is performed or not.

For CCES:
We can add these to the 'Additional Options' in Project properties > C/C++ Build > settings > Tool settings tab> CrossCore sharc loader > Additional Options.

We can also add the '-v' (verbose output) switch to the Loader command line to examine whether Bit Reversal is being performed on the Loader File or not.

  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2026 Analog Devices, Inc. All Rights Reserved