Analog.com Analog Dialogue Wiki English 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue

    Recent Discussions

    • ADALM-PLUTO maximum frequency
    • Issue running built programs on Pluto
    • Activity: Simple Op Amps, For ADALM1000 Fig. 1.3 Buffering example
    • ADALM-PLUTO [NETWORK] vs [USB_ETHERNET]
    • Using buffer size different from 2**n

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue
    • Improve Smart Building Energy Efficiency with Industrial Ethernet Controlled Air Conditioning (HVAC) Systems
    • Sustainable Motion Control Solutions for High Performance Servo Drives
    • Audio Design Solutions for Augmented and Virtual Reality (AR/VR) Glasses
    • Robust Industrial Motor Encoder Signal Chain Solutions
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes: AQQ 236 about strange marking on airplane engines
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Can LTspice Break Physics?

     

    Crawl, Walk, And Run - The Journey To Create The Phaser

    Latest Blogs

    • Hardware Holds The Key To Making Industrial Systems IEC 62443 Compliant
    • Behind the Scenes of DIYRadio Blogs: An Introduction
    • Empowering Surveillance Cameras To Capture A Scene Without Being Heard
    • Mastering The Metrics Makes Specifying Encoders Simpler
    • Understanding Secret Key Cryptography Without Formulas
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
SigmaDSP Processors & SigmaStudio Dev. Tool
  • Processors and DSP
SigmaDSP Processors & SigmaStudio Dev. Tool
Documents ADAU1701: ADC resistor values for higher sample rates
  • Forums
  • Members
  • Tags
  • More
  • Cancel
  • Documents
  • +AD193x: FAQ
  • +ADAU1401AEBZ: FAQ
  • +ADAU144x: FAQ
  • +ADAU1452: FAQ
  • +ADAU145x: FAQ
  • -ADAU1701: FAQ
    • ADAU1701 Input and Output Signal Routing
    • ADAU1701: ADC resistor values for higher sample rates
    • Implementing Safeload Writes on the ADAU1701
    • My 2IN4OUT Proto with SPDIF based on ADAU1701
    • Setting the PLL mode for the ADAU1701 at different sample rates
    • Thoughts on using index selectable filters...
    • Using hardware data capture (trap) registers with the DSP Readback cell (AD1940, ADAU1701)
  • +ADAU1701MINIZ- FAQ
  • +ADAU1761: FAQ
  • +ADAU1772: FAQ
  • +ADI: FAQ
  • +AN-951: FAQ
  • +bitwise logic: FAQ
  • +Compressor Table Format: FAQ
  • +Creating a simple balance crossfade control: FAQ
  • +Creating constant-dB envelope decay using an existing linear decay algorithm: FAQ
  • +Crossover with more than 3 bands: FAQ
  • +E2PROM: FAQ
  • +EEPROM: FAQ
  • +EVAL DAU144XEBZ: FAQ
  • +EVAL-ADAU1781Z: FAQ
  • +Excluding Cells from the Exported System Files: FAQ
  • +GPIO button: FAQ
  • +GPIOs or Aux ADCs: FAQ
  • +How do I execute a software safeload write?: FAQ
  • +IIR coefficient filter: FAQ
  • +IIR filter: FAQ
  • +Peak Full Range Compressor: FAQ
  • +Preserving "Ear-candy": FAQ
  • +Push Button Volume: FAQ
  • +self-boot EEPROM image: FAQ
  • +Sigma300 Family Products: FAQ
  • +SigmaDSP: FAQ
  • +SigmaStudio: FAQ
  • +single precision VS double precision: FAQ
  • +Stimulus-Probe Capability and Limitations: FAQ
  • +Stopwatch to Count Successive Samples: FAQ
  • +Toolbox into the schematic tab: FAQ
  • +USB communications between the PC and SigmaDSP: FAQ
  • +Using Hierarchy Boards to create re-usable code: FAQ

ADAU1701: ADC resistor values for higher sample rates

As explained in the datasheet, the series resistors on the ADC inputs only need to be changed "is if a sampling rate other than 48 kHz is used." That being said, the definition of "sample rate" used here is somewhat ambiguous.

In some types of DSP (or codecs), in order to increase or decrease the sample rate, you simply scale the clock signals accordingly. For example, if you're feeding a 12.288 MHz master clock into the system for a 48 kHz sample rate, then you can simply scale that down by 8.125% to 11.2896 MHz for a 44.1 kHz sample rate, or double it to 24.576 MHz for a 96 kHz sample rate, etc... In many kinds of ICs, you are free to do this (as long as you stay within the boundaries of allowable clock frequencies) and all of the internally generated clocks will simply scale accordingly.

The ADAU1701 is a bit different. The PLL takes in a master clock and divides it down before multiplying it up to a much higher frequency. For a 48 kHz sample rate, the DSP core clock is 1024 * 48000 = 49.152 MHz. Now, when you want to use a 96 kHz sample rate, logically you might assume that the core clock doubles to 98.304 MHz. However, this is not the case for the ADAU1701. Its DSP core clock can only run up to somewhere in the 50 MHz range before things start to break down and function incorrectly. Scaling down for a 44.1 kHz sample rate is not a problem (the DSP core clock can easily run at 44.1584 MHz.

So, an alternate method is used for higher sample rates. For 96 kHz (which we refer to as "double rate" or "dual rate" in some other SigmaDSP datasheets), the DSP core simply grabs a sample twice as often as it did at 48 kHz. This also makes the interpolation and decimation filters for the converters run twice as fast, and has the side effect that the DSP core can only execute half as many instructions per sample as it could at the "normal rate" of 48 kHz.

Quad rate is possible as well, using the same method. The DSP core quadruples the rate at which it grabs samples from the converters and serial ports, and the interpolation and decimation filters do the same. Instead of scaling the frequency up or down of all of the clocks in the system, you're simply doubling or quadrupling the clock frequencies for certain subsystems.

That being said, the explanation regarding the ADC resistors refers more to the case I originally described above, where you might be running your system at 44.1 kHz or maybe at some strange non-standard rate like 49 kHz or 42 kHz. In that case, you're literally scaling the frequency of the MCLK, so the ADC resistor values need to scale as well.

Conversely, if you are running at 96 kHz, the MCLK frequency itself remains unchanged, and you're simply doubling the rate of the DSP core and converter filters. In that case, you only need to change a register setting, and no hardware changes are required.

The ADC is oversampling, clocked at a constant factor of the core clock regardless of single, dual, or quad rate modes, and the decimation is just occurring with 1/2 or 1/4 as many samples to compensate. It is the actual sampling rate of the converters which matters, and that is not affected by dual or quad rate modes.

In summary, the ADC_RES values for 48 kHz, 96 kHz and 192 kHz should be the same, because the core clock frequencies are the same in both cases.

[Edited 2012.03.01 to include nickw's corrections and comments]

This FAQ was generated from the following discussion: ADAU1701: ADC resistor values for higher sample rates

  • adc
  • noise
  • adau1701
  • sample_rate
  • resistor
  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
Newsletter

Interested in the latest news and articles about ADI products, design tools, training and events? Subscribe today!

Sign Up
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.