ADAV400 PLL filter components


I have designed a board with couple of ADAV400 and AD1702 DSPs, and AD1974 ADCs. DSPs are clocked with 64 * fs (3.072 MHz) and ADC generate iternal clock from LRCLK. PLL filters of all chips are made according to their datasheets. For ADAV400 is 2 kohm + 100 nF and 1 nF in parallel. As result ADAV400 DSPs are very sensitive to noise. Touching the PLL componets for ADAV400 cause it to produce only a noise, while same test on AD1702 and AD1974 doesn't change their work.

Are PLL filter components depends on MCLKI frequency? Is it possible to be optimized for better resuts for a given clock rate?

  • 0
    •  Analog Employees 
    on Feb 10, 2010 10:21 PM

    The PLL filter components do not need to change based upon your input clock. It's likely that this noise issue may be related to the board layout. Have you kept the filter components close to the pin, without long traces between any of the components and/or the filter pin on the ADAV400? Could you post an image of your layout here so that we can see how the components look on your board?

  • 0
    •  Analog Employees 
    on Aug 2, 2018 4:09 PM
    This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

    Thank you,
    EZ Admin