Products Mentioned

ADAU1461 Obsolete
The ADAU1461 is a low power, stereo audio codec with integrated digital audio processing that supports stereo 48 kHz record and playback at 35 mW from...
Datasheet
ADAU1461 on Analog.com

Thread Details

  • State Verified Answer
  • Replies 9 replies
  • Answers 1 answer
  • Subscribers 70 subscribers
  • Views 1793 views
  • Users 0 members are here
Options 

        

            Post
             Go back to editing
        

    

    


    

    









		


















	
	
			
	
			
			
	
	
		

	    
	    
	    		
ADAU1461 TDM problem

		
	
				

			

									
					    Brettcoupe
					
							

            
            			
				
									
											
			
			
				
    
			
			
			    	
			                    
                
				                on Oct 21, 2013 
				
			
			
		
    
		
		                     
				
        		
    
		    
		    		    
		    			
    
			    
    Hi. I have a custom prototype PCB with ADAU1461. Running in slave 8ch TDM
    
 
    However I cannout get an output on the TDM SDO pin. Its always HIGH for bits 32-8 and LOW for 7-0 in the TDM slot.
    
 
    See attached  DSP.JPG
    
 
    my MCLK is 12.288mhz So I am using the PLL x4.
    
 
    My Project even has a Fixed DC signal on one of the TDM slots  to see if the Problem is receiving or sending. and yet still no output.
    
 
    Project attached.
    
 
    Also attached is a DUMP of the Config registers unless I am missing something and surely I must be, They look ok to me.
    
 
    I could really do with some help on this. I have run out of Ideas.
    
 
    Thanks
    
 
    Brett
    
			
    
			
									
		                             
                        

    
    
                                            
                 ADAU1461
                
                                                    
                 Audio Signal Processors
                
                                                    
                 SigmaDSP Audio Processors
                
                                
            
    
    
    
		
    

				
							attachments.zip
					        
        		
    
			
						
									
												
			
			
                        
                                    
                        
                        
                        
            
			            
						
						
			
			
			
			
		
    

        
        
        
    
					
    
			
    


    
















    
	
    
	
    
					



			








	
	
	
	



Parents
	
      
	

    • 
	
      



	
			
		
	



      
	
      
		
      
							
					
      
		
      
		    
		    		    
			
				
									
							        
			
			
			
      •  Analog Employees  
      
            
						
                            
            
            				
            
                on Nov 1, 2013 5:50 PM
            
            
						
			            		
      
		
										0
					
	
      

		
		
      
		
      
                                
                                                            
      
					
      Are you able to change your data source so that there is a one bit delay between the edge of LRCLK and the start of the data? According to Figure 61 in the datasheet, it looks like a one bit delay might be necessary.
      
 
      
 
      I tried duplicating your setup in the lab with an Audio Precision generating the serial data stream and clocks. It looks like TDM8 mode will work with a 1 bit delay, but it stops working when the data is left-justified (no delay). The easiest solution to the problem is to change the data source so there is a 1 bit delay, if possible.
      
 
      If this isn't possible in your system, we might be able to add a capacitor on one of the signal lines to create an artificial delay in the signal and solve the problem that way.
      
			
      

		
			
	      

		
		
	
      
	
      
		
      
			
		
      
	
      
	
      
		
						
						
						
						
				
				
		
		
      
			
		
      
	
      

      

      • 

	
    



Reply

      


    • 
	
      



	
			
		
	



      
	
      
		
      
							
					
      
		
      
		    
		    		    
			
				
									
							        
			
			
			
      •  Analog Employees  
      
            
						
                            
            
            				
            
                on Nov 1, 2013 5:50 PM
            
            
						
			            		
      
		
										0
					
	
      

		
		
      
		
      
                                
                                                            
      
					
      Are you able to change your data source so that there is a one bit delay between the edge of LRCLK and the start of the data? According to Figure 61 in the datasheet, it looks like a one bit delay might be necessary.
      
 
      
 
      I tried duplicating your setup in the lab with an Audio Precision generating the serial data stream and clocks. It looks like TDM8 mode will work with a 1 bit delay, but it stops working when the data is left-justified (no delay). The easiest solution to the problem is to change the data source so there is a 1 bit delay, if possible.
      
 
      If this isn't possible in your system, we might be able to add a capacitor on one of the signal lines to create an artificial delay in the signal and solve the problem that way.
      
			
      

		
			
	      

		
		
	
      
	
      
		
      
			
		
      
	
      
	
      
		
						
						
						
						
				
				
		
		
      
			
		
      
	
      

      

      • 


    


Children
	
    No Data