Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • RF and Microwave
    • Video
    • Power Management
    • Precision ADCs
    • FPGA Reference Designs
    • Linux Software Drivers

    Product Forums

    • Amplifiers
    • Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • A2B
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Upcoming Webinar - Design High Performance Power Systems with Ultralow Noise Technology

    This webinar will feature ADI’s latest Silent Switcher® 3 regulators and Ultralow-noise LDOs, perfect for applications with stringent noise requirements...

    Places

    • ADI Education Home
    • ADI Webinars
    • GMSL U
    • StudentZone (Analog Dialogue)
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Upcoming Webinar: Simplify High-Accuracy Instrumentation Design with Latest Precision Data Converters
    • Upcoming Webinar - Design High Performance Power Systems with Ultralow Noise Technology
    • Upcoming Webinar: µModule Solution for Intelligent Motion Control
    • Accelerating Embedded System Development with CodeFusion Studio™︎
    • Power Industrial PC Solutions for Robust Intelligent Edge Computing
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ285 about analog voltmeter expertise

      1. Quote of the week: " If you think nobody cares if you're alive, try missing a few loan payments " - unknown Source: Wikimedia 2. New quiz...

    View All

    What's Brewing

      Read the Safety in Layers: Why a Hybrid Approach Works Blog and Test Your Knowledge

      Think you understand ISO 26262 Compliance ? Test your knowledge with our quick quiz , based on the blog " Safety in Layers: Why a Hybrid Approach Works...

    View All

    Places

    • Community Help
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    How to Generate a Custom Profile for Optimal System Performance

    In the world of software-defined radio (SDR) and high-performance RF systems, properly configuring transceivers is essential for achieving optimal system...

     

    Can AI Unlock the Future for Condition-Based Monitoring at the Edge?

    In an era when equipment and energy costs are rising, industries are under increasing pressure to optimize their operations and reduce expenses. One effective...

    Latest Blogs

    • What Makes Field Bus Communication Unique
    • An Interesting Power Supply Monitoring Example from a Functional Safety Standard
    • Breaking the Barriers – Why Buildings Need DAS for Cellular Connectivity: Part 1
    • Safety in Layers: Why a Hybrid Approach Works
    • What Are the 3 Essential RF Modulation Techniques You Need to Know?
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Internet of Things (IoT)
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Security Solutions
    • Sensor Interfaces
    • SmartMesh
  • Partners

    Partner Forums

    • Boston Engineering
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.

    Partner Libraries

    • Calian, Advanced Technologies Library
    • Clockworks Signal Processing Library
    • Colorado Engineering Inc. (DBA CAES AT&E) Library
    • Epiq Solutions Library
    • Fidus Library
    • VadaTech Library
    • Vanteon Library
    • X-Microwave Library
EngineerZone
EngineerZone
SHARC Processors
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
SHARC Processors
  • Processors and DSP
SHARC Processors
Documents Example for FIR Decimation and Interpolation Sampling using ADSP-21569
  • Forums
  • Documents
  • Members
  • Tags
  • More
  • Cancel
  • Documents
  • +214xx IIR AcceleratorL FAQ
  • +214xx processors: FAQ
  • Accessing SPI Flash with more than 128Mb *LDR
  • +ADSP-21364: FAQ
  • +ADSP-21369: FAQ
  • +ADSP-21371: FAQ
  • +ADSP-21469: FAQ
  • +ADSP-21479: FAQ
  • +ADSP-21489: FAQ
  • +ADSP-2148x: FAQ
  • +ADSP-SC58x: FAQ
  • ADSP-SC594 - DDR Sweep Test
  • +ADSP-SC5xx/215xx Boot with CRC32
  • +Breakpoint: FAQ
  • +Debug an Application: FAQ
  • Do we need to use Static Voltage Scaling (SVS) to operate the ADSP-2148x in 450MHz?
  • Does ASRC TDM mode used the opposite clock edge as in other modes such as I2S for sampling and driving the inputs and outputs?
  • elfloader Commands for Generating an ADSP-SC594 single and Multicore Loader Stream.
  • Example commands for generating Secure loader streams for SC59x and 2159x processors
  • Example for FIR Decimation and Interpolation Sampling using ADSP-21569
  • Example for Octal SSL Booting using SC594
  • Example for SPI Slave Boot mode for ADSP-21489 using CCES
  • Example to issue a system reset when watchdog expiration event occurs
  • Features of OTP over Secure Booting
  • FIR Accelerator performance degrades when modifier(ADI_FIR_CHANNEL_INFO structure) are other than 1
  • How to configure DAI pins as GPIO?
  • How to enable all the SPORTs (0-7) at the same time in ADSP-SC59x/ADSP-2159x?
  • How to program the system core FLAG pins in ADSP-2156x
  • How to properly invalidate the Pre-Fetch Buffer?
  • How to read the status of SYS_BMODE pins using software for ADSP-21569 and ADSP-21593?
  • How to select PCG Input source for ADSP-SC59x
  • +I2S PCG: FAQ
  • Is it feasible to transition the pins mode from SPI functionality to GPIO after booting the DSP from SPI master?
  • Is it possible to boot the program code from HyperFlash and execute it in HyperRAM?
  • Is it possible to recover the information from Loader(LDR) or executable(DXE) files.
  • Is it possible to use the ADSP-21569 init code for ADSP-21565?
  • Is it possible to use the same pin as SPI_SS as a GPIO interrupt trigger when using SPI simultaneously?
  • +JTAG: FAQ
  • Output L and R channels are reversed in AD1939_I2S_Sampled_Based_Talkthru BSP code for ADSP-21469
  • Pre-boot time for ADSP-2156x and ADSP-SC59x/ADSP-2159x
  • Second stage loader example for SC594
  • +SHARC family: FAQ
  • +SHARC processor: FAQ
  • SPI Chain DMA example for ADSP-21489
  • SPI Master to Slave loopback communication in ADSP-21569
  • +SPI serial flash driver: FAQ
  • SSL example for ADSP-21593
  • +SSL: FAQ
  • Support for Automatic Device Detection in Secure Booting
  • Tiny Cache in ADSP-2156x and ADSP-SC59x/ADSP-2159x
  • +USB VID/PID: FAQ
  • Value of DDR reference resistor (DMC0_RZQ) and ZQ for SC594
  • What is the behavior of Circular Buffer mode?
  • What is the difference between “adi_signtool.exe” and “signtool.exe”? Does “adi_signtool.exe” only be used with GLXP?
  • What is the effect of enabling/disabling the ADI_SPORT_BLOCKING_MODE
  • What is the maximum supported clock frequency in Linkport DDR mode for SC594
  • What is the Reset value of PADS_PCFG.FAULT_DIS bit ADSP-2159x and SC59x processors
  • What is the SPU_ID for EMDMA0/1 channels in ADSP-SC594/21594
  • Where can I find the 2Mbits memory map configuration for ADSP-21488 automotive parts?
  • Why does the UART TX interrupt trigger before THR and TSR are empty?

Example for FIR Decimation and Interpolation Sampling using ADSP-21569

Multi-rate filters change the sampling rate of a signal—they convert the input samples of a signal to a different set of
data that represents the same signal sampled at a different rate.

Decimation:
A decimation filter provides a single output result for every M input samples, where M is the decimation ratio. The
output rate is 1/M’th of the input rate. The filter implementation exploits the low output sample rate by not starting a computation until a new set of M input samples is available.

Interpolation:
An interpolator filter provides L output results for each new input sample,
where L is the interpolation ratio. Note that the output rate is L times the
input rate.

Attached example demonstrates how to use FIR Accelerator Driver in Legacy Mode. One FIR task is created with two channels.
First channel has taps/window of 256/1024 with Interpolation sampling.
Second channel have taps/window of 1024/128 with Decimation sampling.

The Outputs obtained are compared with the MATLAB generated output .dat files : - decimatedoutput128.dat, expectedinterpoutput2048.datFIR_Inter_Deci_21569.zip

  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Sign Up Now
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2024 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2024 Analog Devices, Inc. All Rights Reserved