Analog.com Analog Dialogue Wiki English 简体中文 日本語
$EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Forums

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Multi-Channel Development Platform Enables Direct Sampling for C- X- and Ku-Band Digital Beamforming Applications

    Recent Discussions

    • ADALM-2000 SET A STATIC IP
    • Error in compiling program using libad9361 and libiio
    • Inconsistent receiver power between 2 transmissions of the same signal
    • DMA (from PS to PL) unexpected behavior
    • ADALM-PLUTO firmware upgrade crash

    Places

    • ADI Education Home
    • ADI Webinars
    • StudentZone (Analog Dialogue)
    • Video Annex
    • Virtual Classroom

    Latest Webinars

    • Multi-Channel Development Platform Enables Direct Sampling for C- X- and Ku-Band Digital Beamforming Applications
    • Digital Isolator Working Voltage Considerations for End Application Optimization
    • In-vehicle Networking Simplified with 10BASE-T1S
    • Design of Multi-Band Phased Array Systems for Space Applications
    • Designing Optimized Power Solutions for Precision Signal Chains (2023)
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ248 about a funny function
    View All

    Places

    • Community Help
    • Logic Lounge
    • The Weekly Brew

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    EngineerConnect Webinar Expedition Extended

     

    LTspice®︎: Bench-level System Evaluation Without the Hassle

    Latest Blogs

    • Rediscovering Signal Chain µModule®︎
    • Why AI Assisted/Enabled Buildings Need Intelligent Edge Devices
    • Mastering Precision: A Guide to Setup Your Laboratory for IPn Measurement
    • A Visit to the EMC Lab: Radiated Vs. Conducted Emissions and Immunity
    • Finally, Batteries You Can Believe
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
SHARC Processors
  • Processors and DSP
SHARC Processors
Documents What is the maximum supported clock frequency in Linkport DDR mode for SC594
  • Forums
  • Documents
  • Members
  • Tags
  • More
  • Cancel
  • Documents
  • +214xx IIR AcceleratorL FAQ
  • +214xx processors: FAQ
  • Accessing SPI Flash with more than 128Mb *LDR
  • +ADSP-21364: FAQ
  • +ADSP-21369: FAQ
  • +ADSP-21371: FAQ
  • +ADSP-21469: FAQ
  • +ADSP-21479: FAQ
  • +ADSP-21489: FAQ
  • +ADSP-2148x: FAQ
  • +ADSP-SC58x: FAQ
  • +ADSP-SC5xx/215xx Boot with CRC32
  • +Breakpoint: FAQ
  • +Debug an Application: FAQ
  • Does ASRC TDM mode used the opposite clock edge as in other modes such as I2S for sampling and driving the inputs and outputs?
  • Example commands for generating Secure loader streams for SC59x and 2159x processors
  • Example for FIR Decimation and Interpolation Sampling using ADSP-21569
  • Example for SPI Slave Boot mode for ADSP-21489 using CCES
  • Example to issue a system reset when watchdog expiration event occurs
  • FAQ: ADSP-SC594 - DDR Sweep Test
  • FAQ: Is it possible to use the ADSP-21569 init code for ADSP-21565?
  • FAQ: SPI Master to Slave loopback communication in ADSP-21569
  • Features of OTP over Secure Booting
  • FIR Accelerator performance degrades when modifier(ADI_FIR_CHANNEL_INFO structure) are other than 1
  • How to configure DAI pins as GPIO?
  • How to program the system core FLAG pins in ADSP-2156x
  • How to read the status of SYS_BMODE pins using software for ADSP-21569 and ADSP-21593?
  • How to select PCG Input source for ADSP-SC59x
  • +I2S PCG: FAQ
  • +JTAG: FAQ
  • Output L and R channels are reversed in AD1939_I2S_Sampled_Based_Talkthru BSP code for ADSP-21469
  • Second stage loader example for SC594
  • +SHARC family: FAQ
  • +SHARC processor: FAQ
  • SPI Chain DMA example for ADSP-21489
  • +SPI serial flash driver: FAQ
  • SSL example for ADSP-21593
  • +SSL: FAQ
  • Support for Automatic Device Detection in Secure Booting
  • +USB VID/PID: FAQ
  • Value of DDR reference resistor (DMC0_RZQ) and ZQ for SC594
  • What is the difference between “adi_signtool.exe” and “signtool.exe”? Does “adi_signtool.exe” only be used with GLXP?
  • What is the maximum supported clock frequency in Linkport DDR mode for SC594
  • What is the Reset value of PADS_PCFG.FAULT_DIS bit ADSP-2159x and SC59x processors
  • What is the SPU_ID for EMDMA0/1 channels in ADSP-SC594/21594

What is the maximum supported clock frequency in Linkport DDR mode for SC594

Maximum supported LP Clock in SDR mode is 125 MHz.

Maximum supported LP clock in DDR mode is 250 MHZ.

Sources of CDU CLKO9 is OCLK_0, DCLK_0 and SYSCLK_1. If you want to configure LP_DDR clock more than 125 MHZ,  then you should use DCLK_0 or SYSCLK_1 as input clock source for CDU CLKO9 as OCLK_0 maximum supported frequency is 125 MHZ.

  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
myAnalog

Interested in the latest news and articles about ADI products, design tools, training and events?

Go to myAnalog
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
  • Cookie Settings