Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • RF and Microwave
    • Video
    • Power Management
    • Precision ADCs
    • FPGA Reference Designs
    • Linux Software Drivers

    Product Forums

    • Amplifiers
    • Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • A2B
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Maximize Your Power Regulator: Key Considerations for Thermal Performance

    Power regulators with integrated switches deliver a compact, efficient way to supply power. Yet as modern circuits drive toward ever-higher power densities...

    Places

    • ADI Academy
    • ADI Webinars
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Power Management Fundamentals II Session 6: Key Layout Considerations for Power
    • A 16T/16R X-Band Direct Sampling Phased Array Subsystem using Apollo MxFE
    • Power Management Fundamentals II Session 5: Deeper Look into Power Protection
    • Power Management Fundamentals II Session 4: Isolated Converters Explained
    • Maximize Your Power Regulator: Key Considerations for Thermal Performance
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ295 about an audio logarithmic volume controller using linear pot - a proposal from Tim O'Brien

      1. Quote of the month: "Think like a proton. Always positive" - Unknown 2. New quiz of the month: AQQ295 about a audio logarithmic volume controller...

    View All

    What's Brewing

      Read a Blog, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content from the blog: Let's Take a Field-Bus Trip Your field-bus engines...

    View All

    Places

    • Community Help
    • Logic Lounge
    • Super User Program
    • Analog Dialogue Quiz

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Understanding Voltage Domain Isolation in Field-Bus Systems

    By Christopher Nunes In the world of industrial communication, mastering voltage domain isolation is the key to building safer, smarter systems. Last...

     

    Ethernet-APL’s Impact on Functional, Intrinsic, and Cyber Safety

    Power limitations have always plagued process sensors, whether because of intrinsic safety requirements (safety achieved through power limitation) or because...

    Latest Blogs

    • Balancing Enhanced Radar Resolution with FPGA-Based Pulse Compression
    • ​​ISO 26262 Essentials: Ensuring Confidence in Your Software Tools ​
    • Step-by-Step: Implementing a Complete DSP Chain for Signal Analysis
    • Galvanic Isolation in SMPS: Ensuring Safety and Protection: Part 1 of 4
    • Mature, Not Old! The Longevity of 4 – 20 mA
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Sensor Interfaces
    • SmartMesh
EngineerZone
EngineerZone
SHARC Processors
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
SHARC Processors
  • Processors and DSP
SHARC Processors
Documents FIR Accelerator performance degrades when modifier(ADI_FIR_CHANNEL_INFO structure) are other than 1
  • Forums
  • Documents
  • Members
  • Tags
  • Cancel
  • Documents
  • +214xx IIR AcceleratorL FAQ
  • +214xx processors: FAQ
  • Accessing SPI Flash with more than 128Mb *LDR
  • +ADSP-21364: FAQ
  • +ADSP-21369: FAQ
  • +ADSP-21371: FAQ
  • +ADSP-21469: FAQ
  • +ADSP-21479: FAQ
  • +ADSP-21489: FAQ
  • +ADSP-2148x: FAQ
  • +ADSP-SC58x: FAQ
  • ADSP-SC594 - DDR Sweep Test
  • +ADSP-SC5xx/215xx Boot with CRC32
  • +ADSP-SC83x/ADSP-2183x
  • +Breakpoint: FAQ
  • +Debug an Application: FAQ
  • Do we need to use Static Voltage Scaling (SVS) to operate the ADSP-2148x in 450MHz?
  • Does ASRC TDM mode used the opposite clock edge as in other modes such as I2S for sampling and driving the inputs and outputs?
  • elfloader Commands for Generating an ADSP-SC594 single and Multicore Loader Stream.
  • Example commands for generating Secure loader streams for SC59x and 2159x processors
  • Example for FIR Decimation and Interpolation Sampling using ADSP-21569
  • Example for Octal SSL Booting using SC594
  • Example for SPI Slave Boot mode for ADSP-21489 using CCES
  • Example to issue a system reset when watchdog expiration event occurs
  • Features of OTP over Secure Booting
  • FIR Accelerator performance degrades when modifier(ADI_FIR_CHANNEL_INFO structure) are other than 1
  • How to configure DAI pins as GPIO?
  • How to enable all the SPORTs (0-7) at the same time in ADSP-SC59x/ADSP-2159x?
  • How to program the system core FLAG pins in ADSP-2156x
  • How to properly invalidate the Pre-Fetch Buffer?
  • How to read the status of SYS_BMODE pins using software for ADSP-21569 and ADSP-21593?
  • How to select PCG Input source for ADSP-SC59x
  • +I2S PCG: FAQ
  • Is it feasible to transition the pins mode from SPI functionality to GPIO after booting the DSP from SPI master?
  • Is it possible to boot the program code from HyperFlash and execute it in HyperRAM?
  • Is it possible to recover the information from Loader(LDR) or executable(DXE) files.
  • Is it possible to use the ADSP-21569 init code for ADSP-21565?
  • Is it possible to use the same pin as SPI_SS as a GPIO interrupt trigger when using SPI simultaneously?
  • +JTAG: FAQ
  • MTM DMA transfer on ADSP-21489
  • Output L and R channels are reversed in AD1939_I2S_Sampled_Based_Talkthru BSP code for ADSP-21469
  • Pre-boot time for ADSP-2156x and ADSP-SC59x/ADSP-2159x
  • Second stage loader example for SC594
  • +SHARC family: FAQ
  • +SHARC processor: FAQ
  • SPI Chain DMA example for ADSP-21489
  • SPI example for ADSP-21369
  • SPI Master to Slave loopback communication in ADSP-21569
  • +SPI serial flash driver: FAQ
  • SSL example for ADSP-21593
  • +SSL: FAQ
  • Support for Automatic Device Detection in Secure Booting
  • Tiny Cache in ADSP-2156x and ADSP-SC59x/ADSP-2159x
  • +USB VID/PID: FAQ
  • Value of DDR reference resistor (DMC0_RZQ) and ZQ for SC594
  • What is the behavior of Circular Buffer mode?
  • What is the difference between “adi_signtool.exe” and “signtool.exe”? Does “adi_signtool.exe” only be used with GLXP?
  • What is the effect of enabling/disabling the ADI_SPORT_BLOCKING_MODE
  • What is the maximum supported clock frequency in Linkport DDR mode for SC594
  • What is the priority of programmable interrupts in comparison to core software interrupts (SFT0I–SFT3I)?
  • What is the Reset value of PADS_PCFG.FAULT_DIS bit ADSP-2159x and SC59x processors
  • What is the SPU_ID for EMDMA0/1 channels in ADSP-SC594/21594
  • Where can I find the 2Mbits memory map configuration for ADSP-21488 automotive parts?
  • Why does the UART TX interrupt trigger before THR and TSR are empty?
  • Why is it mandatory to send 1024-byte blocks during Secure SPI slave boot?

FIR Accelerator performance degrades when modifier(ADI_FIR_CHANNEL_INFO structure) are other than 1

FIR module supports burst transfers of size SINGLE, INCR4 and INCR8. Burst transfers are always of size SINGLE when the modifier is other than 1.

DMA supports burst transfers only when the modifier is 1, for any other modifier values, single accesses are performed. The burst size is not user configurable and is chosen by the processor for optimal performance.

The maximum burst size is 8 and the minimum is 1. Any other modifier value will result in a poorer performance.

  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2025 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2025 Analog Devices, Inc. All Rights Reserved