Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log In
Site
Search
User
Support
Popular Forums
RF and Microwave
Power Management
Video
FPGA Reference Designs
Precision ADCs
Linux Software Drivers
SigmaDSP Processors & SigmaStudio Dev. Tool
Product Forums
A2B
Amplifiers
Analog Microcontrollers
Clock and Timing
Data Converters
Direct Digital Synthesis (DDS)
Energy Monitoring and Metering
Interface and Isolation
MEMS Inertial Sensors
Processors and DSP
Switches/Multiplexers
Temperature Sensors
Voltage References
View All
Application Forums
Audio
Automated Test Equipment (ATE)
Condition-Based Monitoring
Depth, Perception & Ranging Technologies
Embedded Vision Sensing Library
Motor Control Hardware Platforms
Optical Sensing
Precision Technology Signal Chains Library
Video
Wireless Sensor Networks Reference Library
Design Center Forums
ACE Evaluation Software
ADEF System Platforms
Design Tools and Calculators
FPGA Reference Designs
Linux Software Drivers
Microcontroller no-OS Drivers
Reference Designs
Signal Chain Power (SCP)
Software Interface Tools
System Demonstration Platform (SDP) Support
Learn
Highlighted Webinar
Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue
Recent Discussions
Issue running built programs on Pluto
Activity: Simple Op Amps, For ADALM1000 Fig. 1.3 Buffering example
ADALM-PLUTO [NETWORK] vs [USB_ETHERNET]
Using buffer size different from 2**n
ADALM1000 Pixelpulse feature Source Voltage / Measure Current explanation
Places
ADI Education Home
ADI Education China
ADI Education India
ADI Education Philippines
StudentZone (Analog Dialogue)
Virtual Classroom
Latest Webinars
Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue
Improve Smart Building Energy Efficiency with Industrial Ethernet Controlled Air Conditioning (HVAC) Systems
Sustainable Motion Control Solutions for High Performance Servo Drives
Audio Design Solutions for Augmented and Virtual Reality (AR/VR) Glasses
Robust Industrial Motor Encoder Signal Chain Solutions
View All Webinars
Community Hub
Challenge Yourself!
KCC's quizzes AQQ235 about a bipolar common emitter amplifier - a kind proposal from our colleague Martin Walker
View All
Places
Community Help
Logic Lounge
Resources
EZ Code of Conduct
Getting Started Guide
ADI: Words Matter
Community Help Videos
View All
Blogs
Highlighted Blogs
Empowering Surveillance Cameras To Capture A Scene Without Being Heard
Mastering The Metrics Makes Specifying Encoders Simpler
Latest Blogs
Understanding Secret Key Cryptography Without Formulas
3 Reasons Why IO-Link is Changing Smart Factory Decision Making
EMC Mitigation: The Finer Points of Ferrite Beads
Introducing an X Band Phased Array Exploration Platform – the “Phaser”!
How to Start with a Solution – Interactive Signal Chains
Read All Blogs
ADI Blogs
EZ Spotlight
The Engineering Mind
Partners
Electronic Design Services - PartnerZone
Boston Engineering
Calian, Advanced Technologies
Colorado Engineering Inc. (DBA CAES AT&E)
Clockworks Signal Processing
Epiq Solutions
Fidus
PalmSens
Richardson RFPD
Tri-Star Design, Inc.
VadaTech
Vanteon
X-Microwave
View All
Processors and DSP
SHARC Processors
Documents
214xx processors: FAQ
Forums
Documents
Members
Tags
More
Cancel
Documents
+
214xx IIR AcceleratorL FAQ
-
214xx processors: FAQ
214xx processors: pull down resistor at SPI_CLK(DPI3) pin may result in SPI master boot failure
ADSP-214xx - Memory Test
FAQ: Why do the January, 2018 ADSP-214xx anomaly lists look so different?
Programming PLL on ADSP-214xx processors
+
ADSP-21364: FAQ
+
ADSP-21369: FAQ
+
ADSP-21371: FAQ
+
ADSP-21469: FAQ
+
ADSP-21479: FAQ
+
ADSP-21489: FAQ
+
ADSP-2148x: FAQ
+
ADSP-SC58x: FAQ
+
ADSP-SC5xx/215xx Boot with CRC32
+
Breakpoint: FAQ
+
Debug an Application: FAQ
Example for SPI Slave Boot mode for ADSP-21489 using CCES
FIR Accelerator performance degrades when modifier(ADI_FIR_CHANNEL_INFO structure) are other than 1
How to read the status of SYS_BMODE pins using software for ADSP-21569 and ADSP-21593?
+
I2S PCG: FAQ
+
JTAG: FAQ
Output L and R channels are reversed in AD1939_I2S_Sampled_Based_Talkthru BSP code for ADSP-21469
Second stage loader example for SC594
+
SHARC family: FAQ
+
SHARC processor: FAQ
SPI Chain DMA example for ADSP-21489
+
SPI serial flash driver: FAQ
SSL example for ADSP-21593
+
SSL: FAQ
Support for Automatic Device Detection in Secure Booting
+
USB VID/PID: FAQ
Value of DDR reference resistor (DMC0_RZQ) and ZQ for SC594
What is the difference between “adi_signtool.exe” and “signtool.exe”? Does “adi_signtool.exe” only be used with GLXP?
What is the maximum supported clock frequency in Linkport DDR mode for SC594
214xx processors: FAQ
214xx processors: FAQ
Share
History
More
Cancel
Related
Recommended
