Post Go back to editing

PCB Artwork Design Guide of ADSP-21583 with DDR3 memory

Hello,

My customer will use ADSP-21583 & DDR3 memory.

And they need a PCB Artwork Design Guide of ADSP-21583 with DDR3 memory.

Would you share a PCB Artwork Design Guide of ADSP-21583 with DDR3 memory?

Actually they will modify a layout design of ADI EVM, so they need more detailed information about PCB Artwork Design with ADSP-21583.

Please share a PCB Artwork Design Guide of ADSP-21583 with DDR3 memory.

Regards,

Se-woong

Parents
  • Dear jithul,

    Tank you for your kind answer.

    And my customer asks additional questions about trace length.

    Q1) Would you advise your opinions about below length conditions in their design?

    Q2) Could their design have 12mm diference between Address lines and Command lines and CLK lines?

           Below is the contents in EE387,

             " Match all address (DMC_A[nn], DMC_BA[n]) and command (DMC_CKE, DMC_CS[n], DMC_ODT, DMC_RAS,
    DMC_RESET, DMC_WE) signals’ trace length within +/- 40 mils relative to the DMC_CK signal"

          Please share your opinions about above questions.

    Regards,
    Se-woong

Reply
  • Dear jithul,

    Tank you for your kind answer.

    And my customer asks additional questions about trace length.

    Q1) Would you advise your opinions about below length conditions in their design?

    Q2) Could their design have 12mm diference between Address lines and Command lines and CLK lines?

           Below is the contents in EE387,

             " Match all address (DMC_A[nn], DMC_BA[n]) and command (DMC_CKE, DMC_CS[n], DMC_ODT, DMC_RAS,
    DMC_RESET, DMC_WE) signals’ trace length within +/- 40 mils relative to the DMC_CK signal"

          Please share your opinions about above questions.

    Regards,
    Se-woong

Children
No Data