The default start-up code in a CCES project remaps the IVT to L1 memory.
The previous SHARC core had the option to place the IVT in L1 RAM or L1 ROM by setting the IIVT bit in the SYSCTL register, and the default location was L1 RAM.