Analog.com Analog Dialogue Wiki English 简体中文 日本語
$EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Forums

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Digital Isolator Working Voltage Considerations for End Application Optimization

    Recent Discussions

    • Inconsistent receiver power between 2 transmissions of the same signal
    • DMA (from PS to PL) unexpected behavior
    • ADALM-PLUTO firmware upgrade crash
    • Change Size of QSPI Partition / Bad FIT Image Format
    • iiostream-common.h location

    Places

    • ADI Education Home
    • ADI Webinars
    • StudentZone (Analog Dialogue)
    • Video Annex
    • Virtual Classroom

    Latest Webinars

    • Digital Isolator Working Voltage Considerations for End Application Optimization
    • In-vehicle Networking Simplified with 10BASE-T1S
    • Design of Multi-Band Phased Array Systems for Space Applications
    • Designing Optimized Power Solutions for Precision Signal Chains (2023)
    • One Size Fits All - Power Your Applications with an Integrated Power IC
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ248 about a funny function
    View All

    Places

    • Community Help
    • Logic Lounge
    • The Weekly Brew

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Why AI Assisted/Enabled Buildings Need Intelligent Edge Devices

     

    Mastering Precision: A Guide to Setup Your Laboratory for IPn Measurement

    Latest Blogs

    • A Visit to the EMC Lab: Radiated Vs. Conducted Emissions and Immunity
    • Finally, Batteries You Can Believe
    • Powering Your Drive - It's More Than Just Plugging It In
    • How Old Wires Are Bringing New Efficiencies to Building Retrofits
    • Can AI Do Safety?
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
ADSP-SC5xx/ADSP-215xx
  • Processors and DSP
  • SHARC Processors
  • ADSP-SC5xx/ADSP-215xx
  • Cancel
ADSP-SC5xx/ADSP-215xx
Documents What are the major differences in between the programming model of DDR3, DDR2, and LPDDR modes in the DMC controller of ADSP-SC58x/ADSP-2158x?
  • Q&A
  • Files
  • Documents
  • Members
  • Tags
  • More
  • Cancel
  • +ADSP-SC57x/2157x: FAQ
  • -ADSP-SC58x: FAQ
    • ADSP-SC58x FMU(Fault Management Unit) Example Code.
    • ADSP-SC58x SPI Quad example code
    • ADSP-SC58X How to configure EMDMA Gather mode
    • ADSP-SC58x/2158x ACM- Example code
    • How to configure GIC of edge triggered interrupt sources?
    • ADSP-SC58x/2158x ASRC:Example codes
    • ADSP-SC58x/2158x Cortex A5 Software Interrupt- Example code
    • How to enable only L1 cache and not L2 cache OR vice-versa?
    • ADSP-SC58x/2158x Counter: Example code
    • How to extend number of channels in HADC
    • ADSP-SC58x/2158x DAI : What's new?
    • ADSP-SC58x/2158x interrupt SHARC core from ARM:Example code
    • How to select PSIZE and MSIZE fields of the MDMA configuration register on ADSP-SC58x/ADSP-2158x ?
    • ADSP-SC58x/2158x L2 access restriction from MDMA using SMPU - Example code
    • ADSP-SC58x/2158x Multicore: Example Code
    • ADSP-SC58x/2158x OTP General Purpose space programming- Example code
    • ADSP-SC58x/2158x PCG : Example codes
    • ADSP-SC58x/2158x PKA ECC multiplication  - Example code
    • Is it possible to change the default boot mode peripheral instances?
    • ADSP-SC58x/2158x PKTE Encryption - Example code
    • Is it possible to run a DDR2 device at DCLK=400 MHz, CCLK=450 MHz, SYSCLK=225Mz on ADSP-SC58x/ADSP-2158x processors?
    • ADSP-SC58x/2158x PKTE Encryption-Hashing  - Example code
    • Is it possible to run all the accelerators FIR/IIR/FFT in ADSP-SC58x/ADSP-2158x simultaneously?
    • ADSP-SC58x/2158x PKTE Hashing-Decryption  - Example code
    • Is Secure booting supported in Open part in ADSP-SC58x?
    • ADSP-SC58x/2158x PWM: What's new?
    • ADSP-SC58x/2158x SPDIF-RX feature list: What's new?
    • ADSP-SC58x/2158x SPDIF: Example code
    • ADSP-SC58x/2158x SPI - Example Code
    • +ADSP-SC58x/2158x SPI XIP - Example code
    • ADSP-SC58x/2158x TRNG - Example code
    • ADSP-SC58x/2158x UART autobaud - Code Example
    • ADSP-SC58x/2158x Watchdog Timer:Example code
    • Is there a way to slow down the compute engine of the FFTA on ADSP-SC58x/ADSP-2158x processor?
    • ADSP-SC58x/ADSP-215xx SHARC+ Core Timer with Interrupt Example Code
    • Is there any L2 cache in ADSP-SC58x?
    • How can I validate the DDR interface on my newely designed board based on ADSP-SC58x/ADSP-2158x processors?
    • ADSP-SC5xx/ADSP-215xx - DDR memory Test
    • Is there any restriction on the types of memories supported by MDMA on ADSP-SC58x/ADSP-2158x?
    • How can the high speed FFTA DMA engine on ADSP-SC58x/ADSP-2158x be used in MDMA mode?
    • Highlights of MSI on ADSP-SC58x
    • Is there anything equivalent to External Port DMA (EPDMA) on ADSP-214xx processors available on ADSP-SC58x/ADSP-2158x processors?
    • How FIR accelerator on ADSP-SC58x/ADSP-2158x is different than the FIR accelerator on ADSP-214xx?
    • Is VFP and Neon available in ADSP-SC58x?
    • How FFT accelertor on ADSP-SC58x/ADSP-2158x can be programmed?
    • How many CRC blocks available on ADSP-SC58x/ADSP-2158x processor ?
    • How is SWU on SC58x different from that on BF60x processor?
    • How is the ACM on SC58x different from that on BF60x processor?
    • What should I do to SYS_CLKIN1 on SC58x, if I need only one CLKIN in my system
    • Can ARM Cortex A5 access SHARC core internal memory space in ADSP-SC58x?
    • Can FIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x processor?
    • Secure Slave boot modes fails to boot even after programming the correct Public and Private key in the OTP space in ADSP-SC58x. What else is missing?
    • What are the major changes in the programming model of the IIR accelerator on ADSP-SC58x/ADSP-2158x as compared to ADSP-214xx processors?
    • What all Boot modes are supported in ADSP-SC58x?
    • What are the major differences in between the programming model of DDR3, DDR2, and LPDDR modes in the DMC controller of ADSP-SC58x/ADSP-2158x?
    • What are the major features of the CRC engine on ADSP-SC58x/ADSP-2158x processors?
    • what's new in the SPI peripheral of SC58x processor?
    • Can I connect DDR3 memory device on one DMC and DDR2 memory device on another DMC on ADSP-SC58x/ADSP-2158x?
    • Can I use the MLB Clock on SC58x to clock an external system?
    • What DDR3/DDR2/LPDDR device sizes are supported by the DMC controller on ADSP-SC58x/ADSP-2158x?
    • Can IIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x?
    • Can Performance Monitor Unit be used to calculate cycle counts for SHARC core?
    • What is maximum speed of operation supported by Link Port in ADSP-SC58x?
    • Can the CRC engine on ADSP-SC58x/ADSP-2158x be used to calculate 16 bit CRC ?
    • What is Oscillator Watchdog?
    • Can the existing SHARC assembly codes be re-used as it is with SHARC+ Core?
    • Can we single-step over the IDLE instruction?
    • What is the maximum DMA throughput supported by L2CTL memory system on ADSP-SC58x/ADSP-2158x processors?
    • Do both the SHARC+ Cores in ADSP-SC58x/ADSP-215xx share the same L1 Memory?
    • What is the maximum processing speed supported by Cortex-A5 in ADSP-SC58x?
    • Does MDMA support descriptor based DMAs on ADSP-SC58x/ADSP-2158x?
    • What is the maximum speed supported by the MLB interface on SC58x?
    • FAQ: What is Multiprocessor Offset in ADSPSC58x/ADSP-215xx processors??
    • What is the minimum DCLK frequency supported for various DDR modes on ADSP-SC58x/ADSP-2158x?
    • I have configured my MDMA on ADSP-SC58x correctly, but still the MDMA transfer doesn't work as expected. Am I missing something?
    • How many MDMA streams are supported by ADSP-SC58x/ADSP-2158x processors and how much bandwidth they support?
    • What is the size if L1 cache supported by Cortex A5 in ADSP-SC58x?
    • FIRA/IIRA Performance on ADSP-SC58x/2158x and ADSP-SC57x/2157x Processors
    • How DMC/DDR controller in ADSP-SC58x/ADSP-2158x different than DDR2 controller on ADSP-2146x ?
    • I installed the IIR DMA interrupt handler on ADSP-SC58x, but still the interrupt doesn't occur, what I may be missing?
    • In ADSP-SC58x, can the ARM core access the SHARC+ Core's L1 Memory?
    • What are the important features of the L2 memory system on ADSP-SC58x/ADSP-2158x processors?
    • What are the major changes in the programming model of the FIR accelerator on ADSP-SC58x/ADSP-2158x as compared to ADSP-214xx processors?
    • How does the ECC error protection on L2 memory system works on ADSP-SC58x/ADSP-2158x processors?
    • How can I run the core clock at maximum of 450MHz and also source a 125MHz at the CLK07 for the EMAC TXCLK?
    • How does the memory refresh operation in L2CTL memory system works on ADSP-SC58x/ADSP-2158x processors?
    • How FFT accelerator (FFTA) on ADSP-SC58x/ADSP-2158x is different as compared to ADSP-214xx processors / What are the major features of FFTA on ADSP-SC58x/ADSP-2158x ?
    • How IIR accelerator on ADSP-SC58x/ADSP-2158x is different than the FIR accelerator on ADSP-214xx?
    • How is GP Timer in SC57x/2157x different from that of SC58x?
    • How is the MLB interface on SC58x different from previous SHARC processors?
    • How is the SPI peripheral different from the older SHARC processors?
    • How many DMC controllers are present in ADSP-SC58x/ADSP-2158x processors?
    • How many instances of EMAC are present in SC58x? How are they different?
    • How the FIR and IIR accelerators in ADSP-SC57x/2157x processors are different than in ADSP-SC58x/2158x processors
  • +PMU registers: FAQ
  • +SC58x: FAQ
  • +SHARC+: FAQ
  • +TMU: FAQ
  • +215XX: FAQ
  • +ADC Control Module: FAQ
  • +ADSP-21584: FAQ
  • +ADSP-215xxl: FAQ
  • +ADSP-SC573: FAQ
  • +ADSP-SC5xx/215xx: FAQ
  • +ADSP-SC5xx: FAQ
  • +CCES default startup routine: FAQ
  • +EMAC: FAQ
  • +HADC: FAQ
  • +Hardware Counter based Loops: FAQ
  • +L1 block: FAQ
  • +Preload code customization: FAQ
  • +RDEN bit: FAQ
  • +RGMII/RMII: FAQ
  • +SHARC EE-377: FAQ
  • +Sharc SC584: FAQ
  • +SMMR using MDMA2: FAQ
  • +UCOS: FAQ
  • +USBCLKSEL in CGU_CLKOUT: FAQ
  • +adsp-sc584: FAQ
  • +CDU: FAQ
  • Custom Error Handler in Booting for SC594
  • FAQ: What is the difference between ENUM_DMA_CFG_XCNT_INT and ENUM_DMA_CFG_PERIPH_INT?
  • FAQ: ADSP-SC584 SSL Booting via ROM API from the ARM Cortex A5 (core0), SHARC0 and SHARC1
  • FAQ: Does QUAD SPI open-drain mode need external pull-up resistors for each of these signals (MISO, MOSI, D2 & D3) in ADSP-21569
  • FAQ: What is "Multiplexed Function Input Tap" available in the "Signal Multiplexing" table in the datasheet.
  • How to use PC_07 instead of SYS_FAULT in ADSP-2156x/ADSP-SC59x/ADSP-2159x ?
  • +IDLE: FAQ
  • Is it possible to configure the DSP as Master and Host as Slave once SPI slave booting done?
  • Is the SPIx_RDY signal necessary for SPI slave boot?
  • +Local Oscillator: FAQ
  • +MLB channels: FAQ
  • +MSI IDMAC: FAQ
  • +Program the CBS parameters: FAQ
  • +SC57x: FAQ
  • +Sign and encrypt a normal bootstream: FAQ
  • SPI example for ADSP-SC584
  • +SPORT with ACM: FAQ
  • +SWU: FAQ
  • Usage of flush_data_buffer api
  • What is the supported SLCK0 divisor value for ADSP-2156x

What are the major differences in between the programming model of DDR3, DDR2, and LPDDR modes in the DMC controller of ADSP-SC58x/ADSP-2158x?

S. No. PHY/Controller How to configure? DDR3 DDR2 LPDDR
1 PHY DDR3/DDR2/LPDDR modes
DDR3 mode should be selected by setting the DMC_PHY_CTL4.DDRMODE bit field to “00”.
DDR2 mode should be selected by setting the DMC_PHY_CTL4.DDRMODE bit field to “01”.  
DDR3 mode should be selected by setting the DMC_PHY_CTL4.DDRMODE bit field to “11”.
2 PHY ODT and drive impedance calibration ODT and drive impedance calibration is supported. Configure the DMC_PADCTL0 and DMC_PADCTL2 registers as per the details in the HRM. Drive impedance calibration is must. Programming ODT is optional, if not used, must make sure that the DMC0_PHY_CTL1.BYODTEN bit is set to bypass the processor ODT settings. ODT and drive impedance calibration is not supported. No need to program the DMC_PADCTL0 and DMC_PADCTL2 registers. Must make sure that the DMC0_PHY_CTL1.BYODTEN bit is set to bypass the processor ODT settings.
3 Controller DDR3/DDR2/LPDDR modes DDR3 mode should be selected by setting the DMC_CTL.DDR3EN bit. Make sure that the bit DMC_CTL.LPDDR  is cleared. Default is DDR2 mode. Make sure that both the bits DMC_CTL.LPDDR  and DMC_CTL.DDR3EN are cleared. LPDDR mode should be selected by setting the DMC_CTL.LPDDR bit. Make sure that the bit DMC_CTL.DDR3EN  is cleared.
4 Controller Burst Length Only burst length of 8 is supported. Configure the DMC_MR0.BLEN field to "00" only. Both burst length of 4 and 8 is supported. Configure DMC_MR.BLEN field to "10" for burst length of 4 and to "11" for burst length of 8 words.
5 Controller CAS latency CAS latencies of 5 to 14 are supported CAS latencies of 3 to 6 are supported Only CAS latency of 3 is supported
6 Controller DLLRST bit in DMC_MR(DDR2/LPDDR) or DMC_MR0(DDR3) This bit must be set while performing the initialization. Setting of this bit is optional for DDR2. This bit is reserved in LPDDR mode.
7 Controller Write recovery timing WR values of  5,6,7,8,9,10,12,14,16 are supported. Refer to the DMC_MR0 register description for more details. WR values of  2,3,4,5,6,7,8 are supported. Refer to the DMC_MR register description for more details. This bit is reserved in LPDDR mode.
8 Controller DMC_MR1(DDR3) or DMC_EMR1 (DDR2) register This register can be used to configure memory drive impedance, ODT, and additive latency parameters. Refer to the corresponding register descriptions for more details. This register is not used for LPDDR programming.
9 Controller DMC_MR2(DDR3) or DMC_EMR2 (DDR2)  or DMC_EMR (LPDDR) register Configure the write latency field (CWL)  to the required value. It can also be used to enable Auto Self Refresh (ASR) and select Self Referesh Temperature (SRT) features in the memory device. For more details on these features refer to the DDR3 memory device data sheets. This register can be used to configure the Partial Array Self Refresh (PASR) and High Temperature Self-Refresh Rate Enable (SRF) features of DDR2 memory device. For more details on these features, refer to the DDR2 memory device data sheet. This register can be used to configure the Partial Array Self Refresh (PASR),  Temperature compensated self-refresh(TCSR), and drive strengh (DS) features of the memory device. For more details on these features, refer to the LPDDR memory device data sheet.
  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
myAnalog

Interested in the latest news and articles about ADI products, design tools, training and events?

Go to myAnalog
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
  • Cookie Settings