-
Yes, the following are the new Core interrupts in SHARC+ Core (These are in addition to the already existing core interrupts in SHARC core)(Unaligned Access Detection Interrupt (IICDI) has been enhanced)
L1 Parity Error (PARI)
Illegal Opcode Detection error (ILOPI)
Illegal Address Space Detection Error (ILADI)
System Event Controller Interrupt (SECI)
Restricted Instruction Sequence Interrupt (RINSEQI)
groupUrl: https://ez.analog.com/dsp/sharc-processors/adsp-sc5xxadsp-215xx/
- Home
- Blogs ⌵
- Browse ⌵
-
Support ⌵
- 3D ToF Depth Sensing
- A2B
- Aerospace and Defense (ADEF)
- Amplifiers
- Analog Microcontrollers
- Analysis Control Evaluation (ACE) Software
- Audio
- Clock and Timing
- Condition-Based Monitoring
- Data Converters
- Design Tools and Calculators
- Direct Digital Synthesis (DDS)
- Embedded Vision Sensing
- Energy Monitoring and Metering
- FPGA Reference Designs
- Industrial Ethernet
- Interface and Isolation
- Low Power RF Transceivers
- MEMS Inertial Sensors
- Motor Control Hardware Platforms
- Optical Sensing
- Power By Linear
- Precision Technology Signal Chains
- Processors and DSP
- Reference Circuits
- RF and Microwave
- Signal Chain Power (SCP)
- Switches/Multiplexers
- Temperature Sensors
- Video
- Wide Band RF Transceivers
- Wireless Sensor Networks Reference Library
- My EZ
- More
- Cancel
