How can I run the core clock at maximum of 450MHz and also source a 125MHz at the CLK07 for the EMAC TXCLK?

CGU0 can be programmed to generate CCLK = 450MHz. The other CGU1 can be programmed to generate 125MHz that can be routed to CLK07 through CDU.

Recommended