Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • RF and Microwave
    • Video
    • Power Management
    • Precision ADCs
    • FPGA Reference Designs
    • Linux Software Drivers

    Product Forums

    • Amplifiers
    • Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • A2B
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Upcoming Webinar: µModule Solution for Intelligent Motion Control

    Precision feedback combined with advanced sensing, control, and seamless connectivity make up the building blocks for intelligent motion control. ADI offers...

    Places

    • ADI Education Home
    • ADI Webinars
    • GMSL U
    • StudentZone (Analog Dialogue)
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Upcoming Webinar: Simplify High-Accuracy Instrumentation Design with Latest Precision Data Converters
    • Upcoming Webinar - Design High Performance Power Systems with Ultralow Noise Technology
    • Upcoming Webinar: µModule Solution for Intelligent Motion Control
    • Accelerating Embedded System Development with CodeFusion Studio™︎
    • Power Industrial PC Solutions for Robust Intelligent Edge Computing
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ285 about analog voltmeter expertise

      1. Quote of the week: " If you think nobody cares if you're alive, try missing a few loan payments " - unknown Source: Wikimedia 2. New quiz...

    View All

    What's Brewing

      Read an EZ Blog and Test Your Knowledge

      Stay ahead in the rapidly evolving world of industrial automation! EZ Blog: How PCle Signal Isolation Is Evolving Industrial Automation explores the...

    View All

    Places

    • Community Help
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    What Makes Field Bus Communication Unique

    Field bus communication protocols are widely used across industries due to their simplicity, reliability, and adaptability. These protocols enable seamless...

     

    An Interesting Power Supply Monitoring Example from a Functional Safety Standard

    All electrical and electronic systems require power supplies, including safety systems. In this blog, I will examine the power supply example from Annex...

    Latest Blogs

    • Breaking the Barriers – Why Buildings Need DAS for Cellular Connectivity: Part 1
    • Safety in Layers: Why a Hybrid Approach Works
    • What Are the 3 Essential RF Modulation Techniques You Need to Know?
    • How Does Functional Safety Drive Automotive Innovation?
    • How to Enable Multi-Chip Synchronization (MCS)
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Internet of Things (IoT)
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Security Solutions
    • Sensor Interfaces
    • SmartMesh
  • Partners

    Partner Forums

    • Boston Engineering
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.

    Partner Libraries

    • Calian, Advanced Technologies Library
    • Clockworks Signal Processing Library
    • Colorado Engineering Inc. (DBA CAES AT&E) Library
    • Epiq Solutions Library
    • Fidus Library
    • VadaTech Library
    • Vanteon Library
    • X-Microwave Library
EngineerZone
EngineerZone
ADSP-SC5xx/ADSP-215xx
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
ADSP-SC5xx/ADSP-215xx
  • Processors and DSP
  • SHARC Processors
  • ADSP-SC5xx/ADSP-215xx
  • Cancel
ADSP-SC5xx/ADSP-215xx
Documents What is the maximum speed supported by the MLB interface on SC58x?
  • Q&A
  • Files
  • Documents
  • Members
  • Tags
  • More
  • Cancel
  • +ADSP-SC57x/2157x: FAQ
  • -ADSP-SC58x: FAQ
    • ADSP-SC58x FMU(Fault Management Unit) Example Code.
    • ADSP-SC58x SPI Quad example code
    • ADSP-SC58X How to configure EMDMA Gather mode
    • ADSP-SC58x/2158x ACM- Example code
    • How to configure GIC of edge triggered interrupt sources?
    • ADSP-SC58x/2158x ASRC:Example codes
    • ADSP-SC58x/2158x Cortex A5 Software Interrupt- Example code
    • How to enable only L1 cache and not L2 cache OR vice-versa?
    • ADSP-SC58x/2158x Counter: Example code
    • How to extend number of channels in HADC
    • ADSP-SC58x/2158x DAI : What's new?
    • ADSP-SC58x/2158x interrupt SHARC core from ARM:Example code
    • How to select PSIZE and MSIZE fields of the MDMA configuration register on ADSP-SC58x/ADSP-2158x ?
    • ADSP-SC58x/2158x L2 access restriction from MDMA using SMPU - Example code
    • ADSP-SC58x/2158x Multicore: Example Code
    • ADSP-SC58x/2158x OTP General Purpose space programming- Example code
    • ADSP-SC58x/2158x PCG : Example codes
    • ADSP-SC58x/2158x PKA ECC multiplication  - Example code
    • Is it possible to change the default boot mode peripheral instances?
    • ADSP-SC58x/2158x PKTE Encryption - Example code
    • Is it possible to run a DDR2 device at DCLK=400 MHz, CCLK=450 MHz, SYSCLK=225Mz on ADSP-SC58x/ADSP-2158x processors?
    • ADSP-SC58x/2158x PKTE Encryption-Hashing  - Example code
    • Is it possible to run all the accelerators FIR/IIR/FFT in ADSP-SC58x/ADSP-2158x simultaneously?
    • ADSP-SC58x/2158x PKTE Hashing-Decryption  - Example code
    • Is Secure booting supported in Open part in ADSP-SC58x?
    • ADSP-SC58x/2158x PWM: What's new?
    • ADSP-SC58x/2158x SPDIF-RX feature list: What's new?
    • ADSP-SC58x/2158x SPDIF: Example code
    • ADSP-SC58x/2158x SPI - Example Code
    • +ADSP-SC58x/2158x SPI XIP - Example code
    • ADSP-SC58x/2158x TRNG - Example code
    • ADSP-SC58x/2158x UART autobaud - Code Example
    • ADSP-SC58x/2158x Watchdog Timer:Example code
    • Is there a way to slow down the compute engine of the FFTA on ADSP-SC58x/ADSP-2158x processor?
    • ADSP-SC58x/ADSP-215xx SHARC+ Core Timer with Interrupt Example Code
    • Is there any L2 cache in ADSP-SC58x?
    • How can I validate the DDR interface on my newely designed board based on ADSP-SC58x/ADSP-2158x processors?
    • ADSP-SC5xx/ADSP-215xx - DDR memory Test
    • Is there any restriction on the types of memories supported by MDMA on ADSP-SC58x/ADSP-2158x?
    • How can the high speed FFTA DMA engine on ADSP-SC58x/ADSP-2158x be used in MDMA mode?
    • Highlights of MSI on ADSP-SC58x
    • Is there anything equivalent to External Port DMA (EPDMA) on ADSP-214xx processors available on ADSP-SC58x/ADSP-2158x processors?
    • How FIR accelerator on ADSP-SC58x/ADSP-2158x is different than the FIR accelerator on ADSP-214xx?
    • Is VFP and Neon available in ADSP-SC58x?
    • How FFT accelertor on ADSP-SC58x/ADSP-2158x can be programmed?
    • How many CRC blocks available on ADSP-SC58x/ADSP-2158x processor ?
    • How is SWU on SC58x different from that on BF60x processor?
    • How is the ACM on SC58x different from that on BF60x processor?
    • What should I do to SYS_CLKIN1 on SC58x, if I need only one CLKIN in my system
    • Can ARM Cortex A5 access SHARC core internal memory space in ADSP-SC58x?
    • Can FIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x processor?
    • Secure Slave boot modes fails to boot even after programming the correct Public and Private key in the OTP space in ADSP-SC58x. What else is missing?
    • What are the major changes in the programming model of the IIR accelerator on ADSP-SC58x/ADSP-2158x as compared to ADSP-214xx processors?
    • What all Boot modes are supported in ADSP-SC58x?
    • What are the major differences in between the programming model of DDR3, DDR2, and LPDDR modes in the DMC controller of ADSP-SC58x/ADSP-2158x?
    • What are the major features of the CRC engine on ADSP-SC58x/ADSP-2158x processors?
    • what's new in the SPI peripheral of SC58x processor?
    • Can I connect DDR3 memory device on one DMC and DDR2 memory device on another DMC on ADSP-SC58x/ADSP-2158x?
    • Can I use the MLB Clock on SC58x to clock an external system?
    • What DDR3/DDR2/LPDDR device sizes are supported by the DMC controller on ADSP-SC58x/ADSP-2158x?
    • Can IIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x?
    • Can Performance Monitor Unit be used to calculate cycle counts for SHARC core?
    • What is maximum speed of operation supported by Link Port in ADSP-SC58x?
    • Can the CRC engine on ADSP-SC58x/ADSP-2158x be used to calculate 16 bit CRC ?
    • What is Oscillator Watchdog?
    • Can the existing SHARC assembly codes be re-used as it is with SHARC+ Core?
    • Can we single-step over the IDLE instruction?
    • What is the maximum DMA throughput supported by L2CTL memory system on ADSP-SC58x/ADSP-2158x processors?
    • Do both the SHARC+ Cores in ADSP-SC58x/ADSP-215xx share the same L1 Memory?
    • What is the maximum processing speed supported by Cortex-A5 in ADSP-SC58x?
    • Does MDMA support descriptor based DMAs on ADSP-SC58x/ADSP-2158x?
    • What is the maximum speed supported by the MLB interface on SC58x?
    • What is Multiprocessor Offset in ADSPSC58x/ADSP-215xx processors??
    • What is the minimum DCLK frequency supported for various DDR modes on ADSP-SC58x/ADSP-2158x?
    • I have configured my MDMA on ADSP-SC58x correctly, but still the MDMA transfer doesn't work as expected. Am I missing something?
    • How many MDMA streams are supported by ADSP-SC58x/ADSP-2158x processors and how much bandwidth they support?
    • What is the size if L1 cache supported by Cortex A5 in ADSP-SC58x?
    • FIRA/IIRA Performance on ADSP-SC58x/2158x and ADSP-SC57x/2157x Processors
    • How DMC/DDR controller in ADSP-SC58x/ADSP-2158x different than DDR2 controller on ADSP-2146x ?
    • I installed the IIR DMA interrupt handler on ADSP-SC58x, but still the interrupt doesn't occur, what I may be missing?
    • In ADSP-SC58x, can the ARM core access the SHARC+ Core's L1 Memory?
    • What are the important features of the L2 memory system on ADSP-SC58x/ADSP-2158x processors?
    • What are the major changes in the programming model of the FIR accelerator on ADSP-SC58x/ADSP-2158x as compared to ADSP-214xx processors?
    • How does the ECC error protection on L2 memory system works on ADSP-SC58x/ADSP-2158x processors?
    • How can I run the core clock at maximum of 450MHz and also source a 125MHz at the CLK07 for the EMAC TXCLK?
    • How does the memory refresh operation in L2CTL memory system works on ADSP-SC58x/ADSP-2158x processors?
    • How FFT accelerator (FFTA) on ADSP-SC58x/ADSP-2158x is different as compared to ADSP-214xx processors / What are the major features of FFTA on ADSP-SC58x/ADSP-2158x ?
    • How IIR accelerator on ADSP-SC58x/ADSP-2158x is different than the FIR accelerator on ADSP-214xx?
    • How is GP Timer in SC57x/2157x different from that of SC58x?
    • How is the MLB interface on SC58x different from previous SHARC processors?
    • How is the SPI peripheral different from the older SHARC processors?
    • How many DMC controllers are present in ADSP-SC58x/ADSP-2158x processors?
    • How many instances of EMAC are present in SC58x? How are they different?
    • How the FIR and IIR accelerators in ADSP-SC57x/2157x processors are different than in ADSP-SC58x/2158x processors
    • ADSP-SC584 SPORT Core mode example
    • ADSP-SC58x Multicore SPORT TDM example
    • What will be the state of GPIO pins during reset for ADSP-SC589?
  • +PMU registers: FAQ
  • +SC58x: FAQ
  • +SHARC+: FAQ
  • +TMU: FAQ
  • +215XX: FAQ
  • +ADC Control Module: FAQ
  • +ADSP-21584: FAQ
  • +ADSP-215xxl: FAQ
  • +ADSP-SC573: FAQ
  • +ADSP-SC5xx/215xx: FAQ
  • +ADSP-SC5xx: FAQ
  • +CCES default startup routine: FAQ
  • +EMAC: FAQ
  • +HADC: FAQ
  • +Hardware Counter based Loops: FAQ
  • +L1 block: FAQ
  • +Preload code customization: FAQ
  • +RDEN bit: FAQ
  • +RGMII/RMII: FAQ
  • +SHARC EE-377: FAQ
  • +Sharc SC584: FAQ
  • +SMMR using MDMA2: FAQ
  • +UCOS: FAQ
  • +USBCLKSEL in CGU_CLKOUT: FAQ
  • ADSP-21569 SPORT single-transmitter multi-receiver example
  • ADSP-SC584 SSL Booting via ROM API from the ARM Cortex A5 (core0), SHARC0 and SHARC1
  • +adsp-sc584: FAQ
  • ADSP-SC594 SPDIF Example
  • Are code segments placed in block1 and block2, when data caches are enabled?
  • ASRC TDM8/TDM16 Example for ADSP-SC59x
  • Can we use internal pull down resistor for ADSP-SC59x/ADSP-2159x LP_CLK and LP_ACK pins instead of external pull down?
  • +CDU: FAQ
  • Custom Error Handler in Booting for SC594
  • Does QUAD SPI open-drain mode need external pull-up resistors for each of these signals (MISO, MOSI, D2 & D3) in ADSP-21569
  • Does the LRCLK support 50% duty cycle in TDM mode?
  • Does the TMREXP(Timer Expired) pin support in latest SHARC processor?
  • Driver file support for the ADSP-SC584/SC589 custom board, which utilizes the same flash and DDR as Ez-kit.
  • Flash write example for ADSP-SC573 Ez-Kit
  • How many cycles for a cache hit/miss?
  • How to configure DAI interrupt in ADSP-21569?
  • How to use PCG trigger event
  • How to use PC_07 instead of SYS_FAULT in ADSP-2156x/ADSP-SC59x/ADSP-2159x ?
  • +IDLE: FAQ
  • Is it possible to change the sampling/driving edges of the ASRC?
  • Is it possible to configure the DSP as Master and Host as Slave once SPI slave booting done?
  • Is it possible to verify Secure Booting without programming Keys into OTP Memory?
  • Is the SPIx_RDY signal necessary for SPI slave boot?
  • JEDEC thermal Resistance Data estimation for "θJA, θJC, ΨJT" in ADSP-SC5xx/ADSP-215xx processor.
  • +Local Oscillator: FAQ
  • +MLB channels: FAQ
  • +MSI IDMAC: FAQ
  • +Program the CBS parameters: FAQ
  • +SC57x: FAQ
  • SCB arbitration/priority scheme
  • +Sign and encrypt a normal bootstream: FAQ
  • SPI example for ADSP-SC584
  • +SPORT with ACM: FAQ
  • +SWU: FAQ
  • Understanding Halt feature in ACM Mode
  • Usage of flush_data_buffer api
  • Using MCAPI/MDMA for ADSP-SC594 Dual-SHARC Audio Talkthrough
  • What is "Multiplexed Function Input Tap" available in the "Signal Multiplexing" table in the datasheet.
  • What is the clock configuration (HFCLK, BCLK) required to transmit SPDIF?
  • What is the difference between ENUM_DMA_CFG_XCNT_INT and ENUM_DMA_CFG_PERIPH_INT?
  • What is the SPORT Latency using DMA between the SHARC cores(Core1 & Core2) for ADSP-SC58x?
  • What is the supported SLCK0 divisor value for ADSP-2156x

What is the maximum speed supported by the MLB interface on SC58x?

MLB on SC58x is always a slave with MLB-3pin supporting maximum speed of 1024xFs and MLB-6pin supporting a max of 4096xFs.

  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Sign Up Now
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2024 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2024 Analog Devices, Inc. All Rights Reserved