The Cortex A5 in ADSP-SC58x is configured to support 32 kB L1 instruction cache and 32 kB L1 data cache each.
