groupUrl: https://ez.analog.com/dsp/sharc-processors/adsp-sc5xxadsp-215xx/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Designs
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
ADSP-SC5xx/ADSP-215xx
  • Processors and DSP
  • SHARC Processors
  • ADSP-SC5xx/ADSP-215xx
  • Cancel
ADSP-SC5xx/ADSP-215xx
Documents Is Software Interrupt for Cortex A5 and SHARC core common?
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Members
  • Tags
  • Reports
  • Managers
  • More
  • Cancel
  • New
ADSP-SC5xx/ADSP-215xx requires membership for participation - click to join
  • +ADSP-SC57x/2157x: FAQ
  • +ADSP-SC58x: FAQ
  • +PMU registers: FAQ
  • +SC58x: FAQ
  • -SHARC+: FAQ
    • How many cycles does it take for a branch in SHARC+ ? How can I improve?
    • Does BTB affect the performance of the SHARC+ core when there is a branch misprediction?
    • Does hardware loops exist in SHARC+ Core ? Are they different from SHARC Core ?
    • How to handle Self modifying codes in SHARC+ Core?
    • In SHARC+ Core, does the external instruction fetch get cached in the Instruction Conflict Cache ?
    • In SHARC+ Core, for which interrupt does the status push happens automatically?
    • Is self-nesting of Interrupts allowed in SHARC+ Core?
    • Is Software Interrupt for Cortex A5 and SHARC core common?
    • Is the Core interrupt priority programmable in SHARC+ Core as in SHARC Core?
    • Is the Interrupt Vector table in SHARC+ core same as that in SHARC core?
    • Is there a scenario which results in a pipeline stall when the SHARC+ core is accessing L1 memory?
    • How does the DMA (Peripheral and Memory DMA) view SHARC’s L1 memory?
    • Is there any way that an Interrupt processing can be delayed in SHARC+ Core?
    • What is the difference between SHARC and SHARC+ Core pipeline?
    • What is the minimum latency between a Core interrupt and the branch to the IVT?
    • Are the branch operations impacted by the increase in the number of pipeline stages in SHARC+ Core? If so, how are they mitigated?
    • Are the CCES Run-time libraries optimized for SHARC+ Core?
    • Are the registers used to program the core interrupts in SHARC+ same as in SHARC Core?
    • Are there any new Core interrupts in SHARC+ Core?
    • Can all the core interrupts be masked in SHARC+ Core?
    • Is there any change in the L1 memory map of SHARC+ Core of ADSP-SC589when compared to SHARC Core in ADSP-214xx family of processors?
    • What are the different stages of pipeline in SHARC+ Core ?
    • What is the number of MAC operations that can be done in parallel in SHARC+ Core?
    • Where is the default IVT of SHARC+ Core located? Can it be changed?
    • Which L1 memory alias should the peripherals use to access the SHARC+ L1 Memory?
    • Will Boot streams generated for SPI master for SHARC+ core only boot on Power on Reset?
  • +TMU: FAQ
  • +215XX: FAQ
  • +ADC Control Module: FAQ
  • +ADSP-21584: FAQ
  • +ADSP-215xxl: FAQ
  • +ADSP-SC573: FAQ
  • +ADSP-SC5xx/215xx: FAQ
  • +ADSP-SC5xx: FAQ
  • +CCES default startup routine: FAQ
  • +EMAC: FAQ
  • +HADC: FAQ
  • +Hardware Counter based Loops: FAQ
  • +L1 block: FAQ
  • +Preload code customization: FAQ
  • +RDEN bit: FAQ
  • +RGMII/RMII: FAQ
  • +SHARC EE-377: FAQ
  • +Sharc SC584: FAQ
  • +SMMR using MDMA2: FAQ
  • +UCOS: FAQ
  • +USBCLKSEL in CGU_CLKOUT: FAQ
  • +adsp-sc584: FAQ
  • +CDU: FAQ
  • +IDLE: FAQ
  • +Local Oscillator: FAQ
  • +MLB channels: FAQ
  • +MSI IDMAC: FAQ
  • +Program the CBS parameters: FAQ
  • +SC57x: FAQ
  • +Sign and encrypt a normal bootstream: FAQ
  • +SPORT with ACM: FAQ
  • +SWU: FAQ

Is Software Interrupt for Cortex A5 and SHARC core common?

Revision Creation Date Revision Author
Current Revision 25 Jul 2022 6:51 PM carol.nelson
Revision #2 25 Jul 2022 6:41 PM carol.nelson
Revision #1 4 Jun 2018 5:39 PM Harshit.Gaharwar
  • Compare Versions View current version
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.