In terms of the Boot flow, in ADSP-SC58x, Cortex A5 is the primary core which does all the memory initialization and comes out of Reset on Power On reset. The other two SHARC+ cores remains in reset and it needs to be released out from Reset by the primary application running in Cortex A5.
So Single, Dual and Multi (All 3) core booting is supported in ADSP-SC58x.
But on Power On reset, the application written on ARM core will only boot.
So only below combined boot streams generated will boot in Power on reset:
ARM needs to have a dummy application in case your application is only running in SHARC cores, to bring SHARC out of reset.