The Engineering Mind
3D ToF Depth Sensing
Aerospace and Defense (ADEF)
Analysis Control Evaluation (ACE) Software
Clock and Timing
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Interface and Isolation
Low Power RF Transceivers
MEMS Inertial Sensors
Motor Control Hardware Platforms
Precision Technology Signal Chains
Processors and DSP
RF and Microwave
Signal Chain Power (SCP)
Wide Band RF Transceivers
Wireless Sensor Networks Reference Library
Processors and DSP
ADSP-SC5xx/ADSP-215xx requires membership for participation - click to join
PMU registers: FAQ
How many cycles does it take for a branch in SHARC+ ? How can I improve?
Does BTB affect the performance of the SHARC+ core when there is a branch misprediction?
Does hardware loops exist in SHARC+ Core ? Are they different from SHARC Core ?
How to handle Self modifying codes in SHARC+ Core?
In SHARC+ Core, does the external instruction fetch get cached in the Instruction Conflict Cache ?
In SHARC+ Core, for which interrupt does the status push happens automatically?
Is self-nesting of Interrupts allowed in SHARC+ Core?
Is Software Interrupt for Cortex A5 and SHARC core common?
Is the Core interrupt priority programmable in SHARC+ Core as in SHARC Core?
Is the Interrupt Vector table in SHARC+ core same as that in SHARC core?
Is there a scenario which results in a pipeline stall when the SHARC+ core is accessing L1 memory?
How does the DMA (Peripheral and Memory DMA) view SHARC’s L1 memory?
Is there any way that an Interrupt processing can be delayed in SHARC+ Core?
What is the difference between SHARC and SHARC+ Core pipeline?
What is the minimum latency between a Core interrupt and the branch to the IVT?
Are the branch operations impacted by the increase in the number of pipeline stages in SHARC+ Core? If so, how are they mitigated?
Are the CCES Run-time libraries optimized for SHARC+ Core?
Are the registers used to program the core interrupts in SHARC+ same as in SHARC Core?
Are there any new Core interrupts in SHARC+ Core?
Can all the core interrupts be masked in SHARC+ Core?
Is there any change in the L1 memory map of SHARC+ Core of ADSP-SC589when compared to SHARC Core in ADSP-214xx family of processors?
What are the different stages of pipeline in SHARC+ Core ?
What is the number of MAC operations that can be done in parallel in SHARC+ Core?
Where is the default IVT of SHARC+ Core located? Can it be changed?
Which L1 memory alias should the peripherals use to access the SHARC+ L1 Memory?
Will Boot streams generated for SPI master for SHARC+ core only boot on Power on Reset?
ADC Control Module: FAQ
CCES default startup routine: FAQ
Hardware Counter based Loops: FAQ
L1 block: FAQ
Preload code customization: FAQ
RDEN bit: FAQ
SHARC EE-377: FAQ
Sharc SC584: FAQ
SMMR using MDMA2: FAQ
USBCLKSEL in CGU_CLKOUT: FAQ
FAQ: ADSP-SC584 SSL Booting via ROM API from the ARM Cortex A5 (core0), SHARC0 and SHARC1
Local Oscillator: FAQ
MLB channels: FAQ
MSI IDMAC: FAQ
Program the CBS parameters: FAQ
Sign and encrypt a normal bootstream: FAQ
SPORT with ACM: FAQ
Privacy & Security Statement
Accept & Continue