Analog.com
Analog
Dialogue
Wiki
English
简体中文
日本語
EngineerZone
Search
Log In
Site
Search
User
Forums
Popular Forums
RF and Microwave
Power Management
Video
FPGA Reference Designs
Precision ADCs
Linux Software Drivers
SigmaDSP Processors & SigmaStudio Dev. Tool
Product Forums
A2B
Amplifiers
Analog Microcontrollers
Clock and Timing
Data Converters
Direct Digital Synthesis (DDS)
Energy Monitoring and Metering
Interface and Isolation
MEMS Inertial Sensors
Processors and DSP
Switches/Multiplexers
Temperature Sensors
Voltage References
View All
Application Forums
Audio
Automated Test Equipment (ATE)
Condition-Based Monitoring
Depth, Perception & Ranging Technologies
Embedded Vision Sensing Library
Motor Control Hardware Platforms
Optical Sensing
Precision Technology Signal Chains Library
Video
Wireless Sensor Networks Reference Library
Design Center Forums
ACE Evaluation Software
ADEF System Platforms
Design Tools and Calculators
FPGA Reference Designs
Linux Software Drivers
Microcontroller no-OS Drivers
Reference Designs
Signal Chain Power (SCP)
Software Interface Tools
System Demonstration Platform (SDP) Support
Learn
Highlighted Webinar
Maximize the Benefits of High Bandwidth Current Sense Amplifiers for Space Constrained Applications
Recent Discussions
Pluto is not receiving data
ADALM-pluto sampling frequency
ADALM PLUTO SDR
Bad FIT image format and MSD mounting errors in firmware built for Sidekiq Z2
set the sample rate to 30MHz or the maximum that usb2.0 allows
Places
ADI Education Home
ADI Webinars
StudentZone (Analog Dialogue)
Video Annex
Virtual Classroom
Latest Webinars
Maximize the Benefits of High Bandwidth Current Sense Amplifiers for Space Constrained Applications
Design Efficient Power Solutions for Battery-powered Applications
Shunt-based Energy Metering in High-Power Applications
Isolating GigaSpeed: Unlocking Data Integrity for USB and HDMI Communication
Extend Battery Life and Maximize Performance - Let Supervisors Do The Work
View All Webinars
Community Hub
Challenge Yourself!
KCC's Quizzes AQQ244 about Wafer Processing Yield puzzle
View All
Places
Community Help
Logic Lounge
The Weekly Brew
Resources
EZ Code of Conduct
Getting Started Guide
ADI: Words Matter
Community Help Videos
View All
Blogs
Highlighted Blogs
We are Celebrating a Milestone on EngineerZone: Meet Our 100K Member!
How to Raise the Resolution of an Optical Motor Encoder without Changing the Disk
Latest Blogs
The Changing Nature of Logistics and Retail Automation
Variable Speed Drive 101
How to Optimize Voltage Regulators for Powering an Audio Amplifier
EMC Standards: What Are They, and Why Do They Matter?
Understanding Grating Lobes with the Phaser (CN0566) Exploration Kit
Read All Blogs
ADI Blogs
EZ Spotlight
The Engineering Mind
Partners
Electronic Design Services - PartnerZone
Boston Engineering
Calian, Advanced Technologies
Colorado Engineering Inc. (DBA CAES AT&E)
Clockworks Signal Processing
Epiq Solutions
Fidus
PalmSens
Richardson RFPD
Tri-Star Design, Inc.
VadaTech
Vanteon
X-Microwave
View All
Processors and DSP
SHARC Processors
ADSP-SC5xx/ADSP-215xx
Cancel
ADSP-SC5xx/ADSP-215xx
Documents
SHARC+: FAQ
Blogs
Q&A
Files
Documents
Members
Tags
More
Cancel
+
ADSP-SC57x/2157x: FAQ
+
ADSP-SC58x: FAQ
+
PMU registers: FAQ
+
SC58x: FAQ
-
SHARC+: FAQ
How many cycles does it take for a branch in SHARC+ ? How can I improve?
Does BTB affect the performance of the SHARC+ core when there is a branch misprediction?
Does hardware loops exist in SHARC+ Core ? Are they different from SHARC Core ?
How to handle Self modifying codes in SHARC+ Core?
In SHARC+ Core, does the external instruction fetch get cached in the Instruction Conflict Cache ?
In SHARC+ Core, for which interrupt does the status push happens automatically?
Is self-nesting of Interrupts allowed in SHARC+ Core?
Is Software Interrupt for Cortex A5 and SHARC core common?
Is the Core interrupt priority programmable in SHARC+ Core as in SHARC Core?
Is the Interrupt Vector table in SHARC+ core same as that in SHARC core?
Is there a scenario which results in a pipeline stall when the SHARC+ core is accessing L1 memory?
How does the DMA (Peripheral and Memory DMA) view SHARC’s L1 memory?
Is there any way that an Interrupt processing can be delayed in SHARC+ Core?
What is the difference between SHARC and SHARC+ Core pipeline?
What is the minimum latency between a Core interrupt and the branch to the IVT?
Are the branch operations impacted by the increase in the number of pipeline stages in SHARC+ Core? If so, how are they mitigated?
Are the CCES Run-time libraries optimized for SHARC+ Core?
Are the registers used to program the core interrupts in SHARC+ same as in SHARC Core?
Are there any new Core interrupts in SHARC+ Core?
Can all the core interrupts be masked in SHARC+ Core?
Is there any change in the L1 memory map of SHARC+ Core of ADSP-SC589when compared to SHARC Core in ADSP-214xx family of processors?
What are the different stages of pipeline in SHARC+ Core ?
What is the number of MAC operations that can be done in parallel in SHARC+ Core?
Where is the default IVT of SHARC+ Core located? Can it be changed?
Which L1 memory alias should the peripherals use to access the SHARC+ L1 Memory?
Will Boot streams generated for SPI master for SHARC+ core only boot on Power on Reset?
+
TMU: FAQ
+
215XX: FAQ
+
ADC Control Module: FAQ
+
ADSP-21584: FAQ
+
ADSP-215xxl: FAQ
+
ADSP-SC573: FAQ
+
ADSP-SC5xx/215xx: FAQ
+
ADSP-SC5xx: FAQ
+
CCES default startup routine: FAQ
+
EMAC: FAQ
+
HADC: FAQ
+
Hardware Counter based Loops: FAQ
+
L1 block: FAQ
+
Preload code customization: FAQ
+
RDEN bit: FAQ
+
RGMII/RMII: FAQ
+
SHARC EE-377: FAQ
+
Sharc SC584: FAQ
+
SMMR using MDMA2: FAQ
+
UCOS: FAQ
+
USBCLKSEL in CGU_CLKOUT: FAQ
+
adsp-sc584: FAQ
+
CDU: FAQ
Custom Error Handler in Booting for SC594
FAQ: ADSP-SC584 SSL Booting via ROM API from the ARM Cortex A5 (core0), SHARC0 and SHARC1
How to use PC_07 instead of SYS_FAULT in ADSP-2156x/ADSP-SC59x/ADSP-2159x ?
+
IDLE: FAQ
Is it possible to configure the DSP as Master and Host as Slave once SPI slave booting done?
Is the SPIx_RDY signal necessary for SPI slave boot?
+
Local Oscillator: FAQ
+
MLB channels: FAQ
+
MSI IDMAC: FAQ
+
Program the CBS parameters: FAQ
+
SC57x: FAQ
+
Sign and encrypt a normal bootstream: FAQ
SPI example for ADSP-SC584
+
SPORT with ACM: FAQ
+
SWU: FAQ
Usage of flush_data_buffer api
What is the supported SLCK0 divisor value for ADSP-2156x
SHARC+: FAQ
SHARC+: FAQ
Share
History
More
Cancel
Related
Recommended
