Hi,
Please refer the attached zip file for the example code to interrupt the SHARC core using ARM cores. In this setup, the software interrupts are enabled for both the SHARC cores and SEC is configured accordingly. The ARM core writes to the SEC_RAISE register and trigger the software interrupt for SHARC cores.
Best Regards,
Jeyanthi
