Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing
    • Optical Sensing
    • Precision Technology Signal Chains
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Recent Discussions

    • Pluto + GNURADIO frequency change
    • Pluto SDR
    • pluto sdr pyadi-iio continous iq recording
    • attribute error
    • gps-sdr-sim is not working with my ADALM-PLUTO

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Webinar Biasing Circuits for GaN and GaAs RF Amplifiers
    • Webinar Improving Switch-Mode Power Supplies Using Noise Cancelling Technology
    • Webinar Accelerate Your Design With a 2 to 24 GHz Wideband Transceiver Reference Design
    • How to Design an Optimized Motion Control System for Intelligent Edge Based Surveillance Camera
    • How to Enhance High Precision Current Sensing Systems
    View All
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes: Buffers and Fan Out
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

     

    How To Design Fieldbus Agnostic Smart Factory Sensors

     

    You Passed EMC Testing… But Wait, Is There More?

    Latest Blogs

    • The 5 Things You Need to Know about RF Matching Networks
    • Does Reliability Prediction Uncertainty Justify Mandating Two Channel Safety?
    • An Inside Look at 2022
    • Meet the Person Behind the Quizzes
    • Updates Required: Why Newer is Better
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
ADSP-SC5xx/ADSP-215xx
  • Processors and DSP
  • SHARC Processors
  • ADSP-SC5xx/ADSP-215xx
  • Cancel
ADSP-SC5xx/ADSP-215xx
Documents Can IIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x?
  • Blogs
  • Q&A
  • Files
  • Documents
  • Members
  • Tags
  • More
  • Cancel
  • +ADSP-SC57x/2157x: FAQ
  • -ADSP-SC58x: FAQ
    • ADSP-SC58x FMU(Fault Management Unit) Example Code.
    • ADSP-SC58x SPI Quad example code
    • ADSP-SC58X How to configure EMDMA Gather mode
    • ADSP-SC58x/2158x ACM- Example code
    • How to configure GIC of edge triggered interrupt sources?
    • ADSP-SC58x/2158x ASRC:Example codes
    • ADSP-SC58x/2158x Cortex A5 Software Interrupt- Example code
    • How to enable only L1 cache and not L2 cache OR vice-versa?
    • ADSP-SC58x/2158x Counter: Example code
    • How to extend number of channels in HADC
    • ADSP-SC58x/2158x DAI : What's new?
    • ADSP-SC58x/2158x interrupt SHARC core from ARM:Example code
    • How to select PSIZE and MSIZE fields of the MDMA configuration register on ADSP-SC58x/ADSP-2158x ?
    • ADSP-SC58x/2158x L2 access restriction from MDMA using SMPU - Example code
    • ADSP-SC58x/2158x Multicore: Example Code
    • ADSP-SC58x/2158x OTP General Purpose space programming- Example code
    • ADSP-SC58x/2158x PCG : Example codes
    • ADSP-SC58x/2158x PKA ECC multiplication  - Example code
    • Is it possible to change the default boot mode peripheral instances?
    • ADSP-SC58x/2158x PKTE Encryption - Example code
    • Is it possible to run a DDR2 device at DCLK=400 MHz, CCLK=450 MHz, SYSCLK=225Mz on ADSP-SC58x/ADSP-2158x processors?
    • ADSP-SC58x/2158x PKTE Encryption-Hashing  - Example code
    • Is it possible to run all the accelerators FIR/IIR/FFT in ADSP-SC58x/ADSP-2158x simultaneously?
    • ADSP-SC58x/2158x PKTE Hashing-Decryption  - Example code
    • Is Secure booting supported in Open part in ADSP-SC58x?
    • ADSP-SC58x/2158x PWM: What's new?
    • ADSP-SC58x/2158x SPDIF-RX feature list: What's new?
    • ADSP-SC58x/2158x SPDIF: Example code
    • ADSP-SC58x/2158x SPI - Example Code
    • +ADSP-SC58x/2158x SPI XIP - Example code
    • ADSP-SC58x/2158x TRNG - Example code
    • ADSP-SC58x/2158x UART autobaud - Code Example
    • ADSP-SC58x/2158x Watchdog Timer:Example code
    • Is there a way to slow down the compute engine of the FFTA on ADSP-SC58x/ADSP-2158x processor?
    • ADSP-SC58x/ADSP-215xx SHARC+ Core Timer with Interrupt Example Code
    • Is there any L2 cache in ADSP-SC58x?
    • How can I validate the DDR interface on my newely designed board based on ADSP-SC58x/ADSP-2158x processors?
    • ADSP-SC5xx/ADSP-215xx - DDR memory Test
    • Is there any restriction on the types of memories supported by MDMA on ADSP-SC58x/ADSP-2158x?
    • How can the high speed FFTA DMA engine on ADSP-SC58x/ADSP-2158x be used in MDMA mode?
    • Highlights of MSI on ADSP-SC58x
    • Is there anything equivalent to External Port DMA (EPDMA) on ADSP-214xx processors available on ADSP-SC58x/ADSP-2158x processors?
    • How FIR accelerator on ADSP-SC58x/ADSP-2158x is different than the FIR accelerator on ADSP-214xx?
    • Is VFP and Neon available in ADSP-SC58x?
    • How FFT accelertor on ADSP-SC58x/ADSP-2158x can be programmed?
    • How many CRC blocks available on ADSP-SC58x/ADSP-2158x processor ?
    • How is SWU on SC58x different from that on BF60x processor?
    • How is the ACM on SC58x different from that on BF60x processor?
    • What should I do to SYS_CLKIN1 on SC58x, if I need only one CLKIN in my system
    • Can ARM Cortex A5 access SHARC core internal memory space in ADSP-SC58x?
    • Can FIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x processor?
    • Secure Slave boot modes fails to boot even after programming the correct Public and Private key in the OTP space in ADSP-SC58x. What else is missing?
    • What are the major changes in the programming model of the IIR accelerator on ADSP-SC58x/ADSP-2158x as compared to ADSP-214xx processors?
    • What all Boot modes are supported in ADSP-SC58x?
    • What are the major differences in between the programming model of DDR3, DDR2, and LPDDR modes in the DMC controller of ADSP-SC58x/ADSP-2158x?
    • What are the major features of the CRC engine on ADSP-SC58x/ADSP-2158x processors?
    • what's new in the SPI peripheral of SC58x processor?
    • Can I connect DDR3 memory device on one DMC and DDR2 memory device on another DMC on ADSP-SC58x/ADSP-2158x?
    • Can I use the MLB Clock on SC58x to clock an external system?
    • What DDR3/DDR2/LPDDR device sizes are supported by the DMC controller on ADSP-SC58x/ADSP-2158x?
    • Can IIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x?
    • Can Performance Monitor Unit be used to calculate cycle counts for SHARC core?
    • What is maximum speed of operation supported by Link Port in ADSP-SC58x?
    • Can the CRC engine on ADSP-SC58x/ADSP-2158x be used to calculate 16 bit CRC ?
    • What is Oscillator Watchdog?
    • Can the existing SHARC assembly codes be re-used as it is with SHARC+ Core?
    • Can we single-step over the IDLE instruction?
    • What is the maximum DMA throughput supported by L2CTL memory system on ADSP-SC58x/ADSP-2158x processors?
    • Do both the SHARC+ Cores in ADSP-SC58x/ADSP-215xx share the same L1 Memory?
    • What is the maximum processing speed supported by Cortex-A5 in ADSP-SC58x?
    • Does MDMA support descriptor based DMAs on ADSP-SC58x/ADSP-2158x?
    • What is the maximum speed supported by the MLB interface on SC58x?
    • FAQ: What is Multiprocessor Offset in ADSPSC58x/ADSP-215xx processors??
    • What is the minimum DCLK frequency supported for various DDR modes on ADSP-SC58x/ADSP-2158x?
    • I have configured my MDMA on ADSP-SC58x correctly, but still the MDMA transfer doesn't work as expected. Am I missing something?
    • How many MDMA streams are supported by ADSP-SC58x/ADSP-2158x processors and how much bandwidth they support?
    • What is the size if L1 cache supported by Cortex A5 in ADSP-SC58x?
    • FIRA/IIRA Performance on ADSP-SC58x/2158x and ADSP-SC57x/2157x Processors
    • How DMC/DDR controller in ADSP-SC58x/ADSP-2158x different than DDR2 controller on ADSP-2146x ?
    • I installed the IIR DMA interrupt handler on ADSP-SC58x, but still the interrupt doesn't occur, what I may be missing?
    • In ADSP-SC58x, can the ARM core access the SHARC+ Core's L1 Memory?
    • What are the important features of the L2 memory system on ADSP-SC58x/ADSP-2158x processors?
    • What are the major changes in the programming model of the FIR accelerator on ADSP-SC58x/ADSP-2158x as compared to ADSP-214xx processors?
    • How does the ECC error protection on L2 memory system works on ADSP-SC58x/ADSP-2158x processors?
    • How can I run the core clock at maximum of 450MHz and also source a 125MHz at the CLK07 for the EMAC TXCLK?
    • How does the memory refresh operation in L2CTL memory system works on ADSP-SC58x/ADSP-2158x processors?
    • How FFT accelerator (FFTA) on ADSP-SC58x/ADSP-2158x is different as compared to ADSP-214xx processors / What are the major features of FFTA on ADSP-SC58x/ADSP-2158x ?
    • How IIR accelerator on ADSP-SC58x/ADSP-2158x is different than the FIR accelerator on ADSP-214xx?
    • How is GP Timer in SC57x/2157x different from that of SC58x?
    • How is the MLB interface on SC58x different from previous SHARC processors?
    • How is the SPI peripheral different from the older SHARC processors?
    • How many DMC controllers are present in ADSP-SC58x/ADSP-2158x processors?
    • How many instances of EMAC are present in SC58x? How are they different?
    • How the FIR and IIR accelerators in ADSP-SC57x/2157x processors are different than in ADSP-SC58x/2158x processors
  • +PMU registers: FAQ
  • +SC58x: FAQ
  • +SHARC+: FAQ
  • +TMU: FAQ
  • +215XX: FAQ
  • +ADC Control Module: FAQ
  • +ADSP-21584: FAQ
  • +ADSP-215xxl: FAQ
  • +ADSP-SC573: FAQ
  • +ADSP-SC5xx/215xx: FAQ
  • +ADSP-SC5xx: FAQ
  • +CCES default startup routine: FAQ
  • +EMAC: FAQ
  • +HADC: FAQ
  • +Hardware Counter based Loops: FAQ
  • +L1 block: FAQ
  • +Preload code customization: FAQ
  • +RDEN bit: FAQ
  • +RGMII/RMII: FAQ
  • +SHARC EE-377: FAQ
  • +Sharc SC584: FAQ
  • +SMMR using MDMA2: FAQ
  • +UCOS: FAQ
  • +USBCLKSEL in CGU_CLKOUT: FAQ
  • +adsp-sc584: FAQ
  • +CDU: FAQ
  • FAQ: ADSP-SC584 SSL Booting via ROM API from the ARM Cortex A5 (core0), SHARC0 and SHARC1
  • +IDLE: FAQ
  • +Local Oscillator: FAQ
  • +MLB channels: FAQ
  • +MSI IDMAC: FAQ
  • +Program the CBS parameters: FAQ
  • +SC57x: FAQ
  • +Sign and encrypt a normal bootstream: FAQ
  • +SPORT with ACM: FAQ
  • +SWU: FAQ
  • Usage of flush_data_buffer api

Can IIR accelerator access both on chip and off chip memories on ADSP-SC58x/ADSP-2158x?

Revision Creation Date Revision Author
Current Revision 25 Jul 2022 6:41 PM carol.nelson
Revision #2 16 May 2019 3:29 PM JValeriani
Revision #1 10 May 2019 6:21 PM JValeriani
  • Compare Versions View current version
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2023 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2023 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.