This code demonstrates the usage of MEPU in routing the L1 SRAM parity error generated in SHARC+ Core2 to SHARC+ Core1 in ADSP-SC57x.
This code demonstrates the usage of MEPU in routing the L1 SRAM parity error generated in SHARC+ Core2 to SHARC+ Core1 in ADSP-SC57x.