Post Go back to editing

UART and Receiver Time-out

Thread Summary

The user seeks to implement a Receiver Time-out feature for variable-length frames in UART on a microcontroller or DSP. The final solution involves using Width Capture Mode Overflow to configure a timer that triggers an interrupt and stops RX DMA if the timer overflows, indicating an idle condition. The ADSP-SC58x processors' UART and GP timers can be used to detect break commands and measure pulse widths, providing a way to handle the time-out period.
AI Generated Content

UART of microcontrollers and DSPs of other manufactures have Receiver Time-out feature which allow to define an end of variable-length frame.

I want this feature.

My decision is to use Width Capture Mode Overflow.

I configure the timer to measure 4 char time and if a timer count is overflowed the interrupt arise and receive are stopped.

Am I right?

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.