No, code segments should not be placed in block1 and block2 when data caches are enabled in those blocks.
Refer to Chapter 8 “L1 Cache Controller” for more information in the below linked PRM:
https://www.analog.com/media/en/dsp-documentation/processor-manuals/sc58x-2158x-prm.pdf