Article What is the size if L1 cache supported by Cortex A5 in ADSP-SC58x?

The Cortex A5 in ADSP-SC58x is configured to support 32 kB L1 instruction cache and 32 kB L1 data cache each.

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.