KCC's Quizzes AQQ305 about a mutual exponentiation equation
1. Quote of the month: "A train station is where a train stops. A bus station is where a bus stops. I have a work station on my desk, so..." - unknown
2. Quiz AQQ305 about finding a mutual exponential equation
Good luck, and try to be among the
View All
September Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Quiz: How Well Do You Know Adaptive Power Switching?
Is your I/O module overheating? The AD74416H's Adaptive Power Switching (APS) can cut heat dissipation by up to 40% — but how well do you really understand how it works?
Read the blog first: Cooling
View All
Is there an error detection support for A5 core L1Cache RAM in ADSP-SC57x processor ?
Is there an error detection support for A5 core L1Cache RAM in ADSP-SC57x processor ? by ADIApproved
Yes. ARM L1Cache RAM is provided with single bit error detection support. A single parity error status signal will be given out and a parity interrupt can be generated and routed to any of the the three cores by configuring the appropriate registers in MEC. An example code for enabling this parity interrupt is attached.
