Hello,
we are currently working on a hardware design based on the ADSP-21569. The EV-21569-SOM evaluation board has been a great help in this regard.
Best regards,
Florian

Thanks and best regards,
Florian
| SLA Status | Assignee | Support Status |
|---|---|---|
| ⚠ 270 hours | Awaiting Company Response | |
ADSP-21569
Recommended for New Designs
Reaching speeds of up to 1 GHz, the ADSP-2156x processors are members of the SHARC® family of products. The ADSP-2156x processor is based on the SHARC...
Datasheet
ADSP-21569 on Analog.com
Hello,
we are currently working on a hardware design based on the ADSP-21569. The EV-21569-SOM evaluation board has been a great help in this regard.
Best regards,
Florian

Thanks and best regards,
Florian
Hi,
The 200 Ω differential termination resistor between DMC0_CK and DMC0_CK_N is used to properly terminate the DMC differential clock signal and improve signal integrity.
All the DDR interface signals without ODT require external termination for improved signal integrity.
As per the EE-418 application note, The DMC_CK and /DMC_CK signals must be terminated using a differential termination scheme.
Please refer the below linked application note EE-418 “ADSP-2156x Board Design Guidelines for Dynamic Memory Controller” which provides recommended board design practices for interfacing DDR memory and achieving expected performance from the controller.
https://www.analog.com/media/en/technical-documentation/application-notes/ee418v02.pdf
Regards,
Ranjitha R
Hi Ranjitha,
Best regards,
Florian