Post Go back to editing

21569 Requires different frame delay on odd SPORTs

Category: Software
Product Number: ADSP-21569

I am using SPORTs 0B, 1B, 6B, and 7B for ADC inputs. All ADCs receive the same TDM clocks, and their output data appears to be aligned when viewed with a logic analyzer, but for some reason SPORTS 1B and 7B require a frame delay of 0 while 0B and 6B require a frame delay of 1. Can anyone give some insight into why this is?

Thank you

  • Hi,

    From your thread, we understand that you are using 4 SPORTs 0B, 1B, 6B, and 7B for ADC inputs. In that data appears to be aligned(ordered) only if you set the frame delay as "0" for SPORTS 1B and 7B, and frame delay as "1" for SPORTS 0B and 6B. Please confirm whether our understanding is correct.

    Also, could you please share us the below details, to assist you further on this issue.

    1. Are you using Multichannel frame delay (SPORT_MCTL_A.MFD) register?
    2. How is the data output appearing when setting frame delay as "0" for all the 4 sports?
    3. Are you using an internal clock or external clock?
    4. Please share with us the sport with multichannel configurations you have done.
    5. Please share the probe images of CLK, FS and Data for all the sports to verify the data.
    6. Please confirm whether you have faced any other issues like data missing apart from data alignment.

    Regards,
    Ranjitha.R

  • Thank you for your reply. Yes, your understanding is correct.

    1. SPORT1 has a value of 0. SPORTs 0, 6, and 7 have a value of 0x711.
    2. I do not have data for frame delay 0, but setting frame delay 1 for all 4 SPORTS results in SPORTs 1B and 7B as reading left shifted by 1 bit. (Double the expected reading.)
    3. External clock
    4.
     




    5. I can't easily capture pictures of the ADCs on SPORTs 0 and 1 at the moment. Here is 6 and 7.

    6. We have not faced any missing data problems.

  • Hi,

    Multichannel frame delay (MFD) refers to the delay between the Frame sync pulse and first data bit in frame while sampling. This delay is in serial bit clocks. Typically, this is used while interfacing with various codecs with different delay configurations.

    We would suggest you try making use of the Global sport feature for syncing/enabling sports at the same time and let us know whether you are facing any issues.

    To complete all of the SPORT group transfers simultaneously, all of the SPORTs in the group must have a similar data/clock/frame sync configuration. While enabling multiple SPORTs need to be synchronized so that all of them start and/or end at the same time.

    Please refer to Global SPORT example under SPORT folder in ADSP-2156x BSP path given below.
    [Installation directory]:\Analog Devices\EV-2156x_EZ-KIT-Rel1.0.1\EV-2156x_EZ-KIT\Examples\drivers\sport

    Also, you can refer to the SPORT TDM mode example to keep things simple and so that you can observe the data.

    Please refer to the "Grouping of SPORTs" and "Programming Global SPORT Groups" for more clarity on SPORT grouping and Global Enable methods in the HRM.
    www.analog.com/.../adsp-2156x_hwr.pdf

    Regards,
    Ranjitha.R