Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log In
Site
Search
User
Support
Popular Forums
RF and Microwave
Power Management
Video
FPGA Reference Designs
Precision ADCs
Linux Software Drivers
SigmaDSP Processors & SigmaStudio Dev. Tool
Product Forums
A2B
Amplifiers
Analog Microcontrollers
Clock and Timing
Data Converters
Direct Digital Synthesis (DDS)
Energy Monitoring and Metering
Interface and Isolation
MEMS Inertial Sensors
Processors and DSP
Switches/Multiplexers
Temperature Sensors
Voltage References
View All
Application Forums
Audio
Automated Test Equipment (ATE)
Condition-Based Monitoring
Depth, Perception & Ranging Technologies
Embedded Vision Sensing
Optical Sensing
Precision Technology Signal Chains
Video
Wireless Sensor Networks Reference Library
Design Center Forums
ACE Evaluation Software
ADEF System Platforms
Design Tools and Calculators
FPGA Reference Designs
Linux Software Drivers
Microcontroller no-OS Drivers
Reference Designs
Signal Chain Power (SCP)
Software Interface Tools
System Demonstration Platform (SDP) Support
Learn
Recent Discussions
ADALM-PLUTO
Pluto SDR iiostream missing data
Pluto Tx/Rx
Unbricking ADALM1000 Rev D
Unattended install of Scopy in Windows
Places
ADI Education Home
ADI Education China
ADI Education India
ADI Education Philippines
StudentZone (Analog Dialogue)
Virtual Classroom
Latest Webcasts
12/6/2022 Simulate and Optimize Precision Signal Chain with LTspice
11/22/2022 Power Management and Conversion Choices
11/8/2022 Jumpstarting the Design Journey with Precision Medium Bandwidth Signal Chains
10/25/2022 Reducing the Barrier in Ka band Satcom Design and Calibration
10/11/2022 Enabling AES67 Connectivity for Analog Devices SHARC SoCs
View All
Community Hub
Challenge Yourself!
KCC's Quizzes: Multiple Sockets
Places
Community Help
Logic Lounge
Resources
EZ Code of Conduct
Getting Started Guide
ADI: Words Matter
Community Help Videos
View All
Blogs
Integration, Isolation, and the Secret to Good EMC Design
Feedback Needed on Content Organization!
Latest Blogs
Changes to the Industrial Robot Safety Standard ISO 10218
Inside EZ's New Features
What is EMC, Anyway?
Learn to Thrive as the EMC Guy
xMR Sensors and Functional Safety
Read All Blogs
Partners
Electronic Design Services - PartnerZone
Boston Engineering
Calian, Advanced Technologies
Colorado Engineering Inc. (DBA CAES AT&E)
Clockworks Signal Processing
Epiq Solutions
Fidus
PalmSens
Richardson RFPD
Tri-Star Design, Inc.
VadaTech
Vanteon
X-Microwave
View All
Processors and DSP
Blackfin Processors
ADSP-BF70x
Cancel
ADSP-BF70x
Documents
ADSP-BF70X: FAQ
Q&A
FAQs/Docs
Members
Tags
More
Cancel
+
Documents
ADSP BF706 Ezkit Mini SPI1 cannot be done in master mode.
+
ADSP-BF707: FAQ
-
ADSP-BF70X: FAQ
Different Wake-up Sources on BF70x
FAQ: ADSP-BF70x application cannot boot using Secure Boot
FAQ: CPLB enhancements in Blackfin+ Core
FAQ: Different Wake-up Sources on BF70x
FAQ: Digital watch code for RTC
FAQ: Enhancements in Hardware Loop in Blackfin+ core
FAQ: Enhancements in Supervisor Mode in Blackfin+ core
FAQ: HADC maximum bandwidth
FAQ: Highlights of MSI on BF70x
FAQ: How can I initialize DDR memory device connected to BF70x processor ?
FAQ: How do I access the full memory space of the SPI slave?
FAQ: How L2CTL in BF70x is different than BF60x ?
FAQ: How the System Cross Bar (SCB) in BF70x different than in BF60x ?
FAQ: How to configure MSI IDMAC for Dual Buffer Descriptor Ring mode operation
FAQ: How to re-enable the Core clock on BF70x after gating it
FAQ: How to send data using SPI READY signal
FAQ: How to take the core out of reset on BF70x
FAQ: How to use the Signtool Utility to encrypt and sign the unsigned bootstream (loader file generated for an application, example:bootstream.ldr)
FAQ: Is INIT Code supported in Secure Boot in ADSP-BF707
FAQ: Monitoring Cache Performance on the ADSP-BF70x
FAQ: Performance Enhancements in Blackfin+ core
FAQ: UART slave boot BF70x with Higher BAUD rate
FAQ: Sample code for HADC on BF70x?
FAQ: What are the salient features of SPI Host Port on BF70x?
FAQ: What is the effect of bus disabling (RDEN bit) on RTC functionality?
FAQ: What is the Encrypt-Hash and Hash-Decrypt mode in PKTE module
FAQ: What is the purpose of the ownership bit when programming the PKTE module for encryption/hashing?
FAQ: What modes of Encryption and Hashing are supported and how do they make an application secure
Getting Started with ADSP-BF70x Processors
How to re-enable the Core clock on BF70x after gating it
Known Errata Against ADSP-BF70x Blackfin+ Datasheet
the secret BF70x documentation
Where can I find power consumption data for BF70x processors?
FAQ: What are the major differences between DMC module of BF60x and BF70x ?
FAQ: Cache Enhancements in Blackfin+ core
FAQ: Can I pass the output generated from PKA directly to the PKTE module for encryption/decryption
FAQ: Configuring Timer in continuous/single pulse mode
FAQ: BF707 SPI Slave to Master loopback communication
ADSP-BF70X: FAQ
ADSP-BF70X: FAQ
Share
History
More
Cancel
Related
Recommended
