Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue

    Recent Discussions

    • Issue running built programs on Pluto
    • Activity: Simple Op Amps, For ADALM1000 Fig. 1.3 Buffering example
    • ADALM-PLUTO [NETWORK] vs [USB_ETHERNET]
    • Using buffer size different from 2**n
    • ADALM1000 Pixelpulse feature Source Voltage / Measure Current explanation

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue
    • Improve Smart Building Energy Efficiency with Industrial Ethernet Controlled Air Conditioning (HVAC) Systems
    • Sustainable Motion Control Solutions for High Performance Servo Drives
    • Audio Design Solutions for Augmented and Virtual Reality (AR/VR) Glasses
    • Robust Industrial Motor Encoder Signal Chain Solutions
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's quizzes AQQ235 about a bipolar common emitter amplifier - a kind proposal from our colleague Martin Walker
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Empowering Surveillance Cameras To Capture A Scene Without Being Heard

     

    Mastering The Metrics Makes Specifying Encoders Simpler

    Latest Blogs

    • Understanding Secret Key Cryptography Without Formulas
    • 3 Reasons Why IO-Link is Changing Smart Factory Decision Making
    • EMC Mitigation: The Finer Points of Ferrite Beads
    • Introducing an X Band Phased Array Exploration Platform – the “Phaser”!
    • How to Start with a Solution – Interactive Signal Chains
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
ADSP-CM40x
  • Processors and DSP
  • ADSP-CM4xxx Processors
  • ADSP-CM40x
  • Cancel
ADSP-CM40x
Documents FAQ: SPI/Cache :: Line-Wrap mode vs. Line-base-first mode. Which one to choose?
  • Forums
  • Docs/FAQs
  • Members
  • Tags
  • More
  • Cancel
  • Documents
  • +AD CM408F: FAQ
  • +ADSP-CM40x: FAQ
  • +Cache with Async memory connected SRAM: FAQ
  • +Clock to the USB controller: FAQ
  • +MEMX and MEMY physical memories: FAQ
  • +SPI Memory Mapped Mode: FAQ
  • -SPI/Cache: FAQ
    • FAQ: SPI/Cache :: Line-Wrap mode vs. Line-base-first mode. Which one to choose?
  • +What is XiP: FAQ

FAQ: SPI/Cache :: Line-Wrap mode vs. Line-base-first mode. Which one to choose?

Wrap mode

Wrap mode is a specific feature supported by most flash devices in market. It enables the host processor to ask for the critical word first in a cache line. If enabled, the core is delivered with the critical word it asked for, as soon as possible (for instance, branching address). When using this mode, the Cache Controller, SPI Controller and the Flash device, all three blocks must be pre-programmed to support the same

 

Line-Wrap mode vs. Line-base-first mode

In Line-base-first mode, the line is always fetched starting at offset 0 (line base) while in line-wrap mode, the critical word is returned first; the rest of the line is fetched with wrap-around addressing. In Line-wrap mode, merging is not possible (not linear). Usually, line-base-first will be faster due to merging.

 

How to decide

Decision is application dependent. User has to experiment with his software, before deciding up on the mode. Some application require that critical instruction be executed very fast, so in such cases Wrap mode maybe used. For typical cases where one wants better linear throughput, Line base first mode maybe a better choice.

  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
Newsletter

Interested in the latest news and articles about ADI products, design tools, training and events? Subscribe today!

Sign Up
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.