Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log in
Site
Search
Log in
Home
Blogs ⌵
EngineerZone Spotlight
The Engineering Mind
Browse ⌵
All Groups
All Members
Support ⌵
3D ToF Depth Sensing
Amplifiers
Analog Microcontrollers
Audio
Clock and Timing
Data Converters
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Industrial Ethernet
Interface and Isolation
Low Power RF Transceivers
MeasureWare
MEMS Inertial Sensors
Motor Control Hardware Platforms
Optical Sensing
Power By Linear
Processors and DSP
Reference Circuits
RF and Microwave
Switches/Multiplexers
Temperature Sensors
Video
Wireless Sensor Networks Reference Library
My EZ
More
Cancel
Processors and DSP
More
ADSP-2156x
Q&A
Q&A
Documents
File Uploads
Video/Images
Members
Tags
More
Cancel
ADSP-2156x requires membership for participation - click to join
Q&A
Threads
57 Questions
Frequently Asked
SPI memory mapped space is in address range 0x60000000 - 0x7FFFFFFF. How can I control whether the memory mapped accesses to flash memory go through SPI controller or OSPI controller ?
Answered
11 months ago
Difference between DTR mode and DTR protocol mode in OSPI controller
Answered
11 months ago
Fast mode in OSPI ?
Answered
11 months ago
Can I use second the CGU (CGU1) for generating core clock?
Answered
11 months ago
What ratios of SYSCK to SCLK0 is supported?
Answered
11 months ago
Tags
RSS
More
Cancel
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Is HADC/TMU supported in ADSP-2156x products?
0
37
views
1
reply
on 16 Mar 2020
by
jeyanthi.jegadeesan
Not Answered
21569 link problem
0
7
views
0
replies
on 1 Apr 2020
by
goDSP
Not Answered
Default value of Boot Mode periphery
0
10
views
0
replies
on 23 Mar 2020
by
bookevg
Not Answered
Delayed Data Transfer in Descriptor List Mode based 32-bit DMA Transfer for SPI1
0
16
views
0
replies
on 10 Mar 2020
by
Vignesh Jayaraman
Not Answered
CCES doesn't recognize S registers
0
42
views
1
reply
on 4 Mar 2020
by
gstock
Answered
SSL Boot
0
240
views
2
replies
on 7 Feb 2020
by
gstock
Not Answered
Boot adsp21569 with External SDRAM
0
43
views
0
replies
on 7 Feb 2020
by
maurizio
Not Answered
ADSP-21565 power consumption.
0
135
views
0
replies
on 23 Jan 2020
by
RomanR
Not Answered
Stop Mode based 32-bit DMA Transfer not happening for SPI1
0
83
views
0
replies
on 23 Jan 2020
by
Vignesh Jayaraman
Not Answered
ADSP-2156x
0
101
views
0
replies
on 14 Jan 2020
by
fulvio
Not Answered
ADZS-21569-EZKIT Board Layout Files
+1
96
views
0
replies
on 8 Jan 2020
by
Jgura
Answered
Is hardware guidelines provided in EE-387 applicable for DMC of ADSP-21569 processors?
+1
355
views
2
replies
on 19 Nov 2019
by
wachtman
Not Answered
DSP processor needed
0
97
views
0
replies
on 7 Nov 2019
by
JB.727
Not Answered
ADSP-21569 GPIO output speed Limit
0
177
views
0
replies
on 6 Nov 2019
by
bk92034
Not Answered
ADSP-21569 Register based MDMA cannot work well
0
142
views
0
replies
on 11 Oct 2019
by
takumi3952
Answered
Are FIR/IIR Accelerators on ADSP-2156x faster than the core?
+1
546
views
1
reply
on 5 Sep 2019
by
SNayak4
Answered
How can we program ADSP-2156x FIR/IIR Accelerators?
+1
642
views
1
reply
on 5 Sep 2019
by
SNayak4
Answered
What enhancements have been done in ADSP-2156x FIR/IIR accelerators?
+1
610
views
1
reply
on 5 Sep 2019
by
SNayak4
Answered
Can FIR and IIR Accelerator on ADSP-2156x run in parallel?
+1
467
views
1
reply
on 5 Sep 2019
by
SNayak4
Answered
Is there any limitation on the numbers of channels which can be processed on ADSP-2156x Accelerators?
+1
485
views
1
reply
on 5 Sep 2019
by
SNayak4
>