2011-05-23 04:00:11     u-boot启动时,串口输出乱码

Document created by Aaronwu Employee on Sep 25, 2013
Version 1Show Document
  • View in full screen mode

2011-05-23 04:00:11     u-boot启动时,串口输出乱码

Bingo Cui (CHINA)

Message: 100797   

 

当前我在移植UBOOT的时候遇到一些麻烦,上来寻求技术支持。

我板子上使用的DSP是bf518,SDRAM是MT48LC16M16A2,我修改了的bf518f-ezbrd.h如下

当我将u-boot.ldr下载到spi flash中并重启,从串口出来的全是乱码,感觉像是使用了错误的传输速率,但我尝试调整串口接受端的速率,找不到匹配的速率。

我找不到原因,谁能给我一些建议?

 

/*

* U-boot - Configuration file for BF518F EZBrd board

*/

 

#ifndef __CONFIG_BF518F_EZBRD_H__

#define __CONFIG_BF518F_EZBRD_H__

 

#include <asm/config-pre.h>

 

 

/*

* Processor Settings

*/

#define CONFIG_BFIN_CPU             bf518-0.0

#define CONFIG_BFIN_BOOT_MODE       BFIN_BOOT_SPI_MASTER

 

 

/*

* Clock Settings

* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV

* SCLK = (CLKIN * VCO_MULT) / SCLK_DIV

*/

/* CONFIG_CLKIN_HZ is any value in Hz     */

#define CONFIG_CLKIN_HZ   25000000

/* CLKIN_HALF controls the DF bit in PLL_CTL      0 = CLKIN  */

/*                                                1 = CLKIN / 2  */

#define CONFIG_CLKIN_HALF  0

/* PLL_BYPASS controls the BYPASS bit in PLL_CTL  0 = do not bypass */

/*                                                1 = bypass PLL */

#define CONFIG_PLL_BYPASS  0

/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL  */

/* Values can range from 0-63 (where 0 means 64)   */

#define CONFIG_VCO_MULT   16

/* CCLK_DIV controls the core clock divider    */

/* Values can be 1, 2, 4, or 8 ONLY     */

#define CONFIG_CCLK_DIV   1

/* SCLK_DIV controls the system clock divider    */

/* Values can range from 1-15      */

#define CONFIG_SCLK_DIV   5

 

 

/*

* Memory Settings

*/

/* This board has a 32meg MT48LC16M16A2 */

#define CONFIG_MEM_ADD_WDTH 9

#define CONFIG_MEM_SIZE  32

 

#define CONFIG_EBIU_SDRRC_VAL 0x4817

#define CONFIG_EBIU_SDGCTL_VAL (SCTLE | CL_3 | PASR_ALL | TRAS_6 | TRP_3 | TRCD_3 | TWR_2 | PSS)

 

#define CONFIG_EBIU_AMGCTL_VAL (AMCKEN | AMBEN_ALL)

#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_15 | B1RAT_15 | B1HT_3 | B1RDYPOL | B0WAT_15 | B0RAT_15 | B0HT_3 | B0RDYPOL)

#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_15 | B3RAT_15 | B3HT_3 | B3RDYPOL | B2WAT_15 | B2RAT_15 | B2HT_3 | B2RDYPOL)

 

#define CONFIG_SYS_MONITOR_LEN (512 * 1024)

#define CONFIG_SYS_MALLOC_LEN (384 * 1024)

 

 

/*

* Network Settings

*/

#define ADI_CMDS_NETWORK 1

#define CONFIG_NET_MULTI 1

#define CONFIG_HOSTNAME  bf518f-ezbrd

 

#define CONFIG_DRIVER_DM9000 1

#define CONFIG_DM9000_NO_SROM

#define CONFIG_DM9000_BASE 0x20100000

#define DM9000_IO  CONFIG_DM9000_BASE

#define DM9000_DATA  (CONFIG_DM9000_BASE + 2)

 

 

/*

* Flash Settings

*/

#define CONFIG_FLASH_CFI_DRIVER

#define CONFIG_SYS_FLASH_BASE  0x20000000

#define CONFIG_SYS_FLASH_CFI

#define CONFIG_SYS_FLASH_PROTECTION

#define CONFIG_SYS_MAX_FLASH_BANKS 1

#define CONFIG_SYS_MAX_FLASH_SECT 71

 

 

/*

* SPI Settings

*/

#define CONFIG_BFIN_SPI

#define CONFIG_ENV_SPI_MAX_HZ 30000000

#define CONFIG_SF_DEFAULT_SPEED 30000000

#define CONFIG_SPI_FLASH

#define CONFIG_SPI_FLASH_SST

#define CONFIG_SPI_FLASH_STMICRO

 

 

/*

* Env Storage Settings

*/

#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)

#define CONFIG_ENV_IS_IN_SPI_FLASH

#define CONFIG_ENV_OFFSET 0x10000

#define CONFIG_ENV_SIZE  0x2000

#define CONFIG_ENV_SECT_SIZE 0x10000

#else

#define CONFIG_ENV_IS_IN_FLASH

#define CONFIG_ENV_OFFSET 0x4000

#define CONFIG_ENV_ADDR  (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)

#define CONFIG_ENV_SIZE  0x2000

#define CONFIG_ENV_SECT_SIZE 0x2000

#endif

#define CONFIG_ENV_IS_EMBEDDED_IN_LDR

 

 

/*

* I2C Settings

*/

#define CONFIG_BFIN_TWI_I2C 1

#define CONFIG_HARD_I2C  1

 

 

/*

* SDH Settings

*/

#if !defined(__ADSPBF512__)

#define CONFIG_GENERIC_MMC

#define CONFIG_MMC

#define CONFIG_BFIN_SDH

#endif

 

 

/*

* Misc Settings

*/

#define CONFIG_BOARD_EARLY_INIT_F

#define CONFIG_MISC_INIT_R

#define CONFIG_RTC_BFIN

#define CONFIG_UART_CONSOLE 0

 

 

/*

* Pull in common ADI header for remaining command/environment setup

*/

#include <configs/bfin_adi_common.h>

 

#endif

TranslateQuoteReplyEditDelete

 

 

2011-05-23 04:12:25     Re: u-boot启动时,串口输出乱码

Aaron Wu (CHINA)

Message: 100798   

 

Could you post us a diff file instead of the whole file, that will make things easier, you can use command "diff -Nur old_file new_file > dif_file" to get the diff file. Please have try and post us your diff file

QuoteReplyEditDelete

 

 

2011-05-23 04:28:15     Re: u-boot启动时,串口输出乱码

Bingo Cui (CHINA)

Message: 100799   

 

非常幸运,问题让我解决了,是我们的晶振使用错误了,我以为是25M晶振,但硬件工程师却使用了20M晶振。

TranslateQuoteReplyEditDelete

 

 

2011-05-23 19:16:44     Re: u-boot启动时,串口输出乱码

Mike Frysinger (UNITED STATES)

Message: 100801   

 

please do not just modify an existing port.  create a proper port for your own board by following the documentation in our wiki.

Attachments

    Outcomes