2008-07-17 12:53:05     Enable L1 data cache for L2 in uClinux/uboot

Document created by Aaronwu Employee on Aug 7, 2013
Version 1Show Document
  • View in full screen mode

2008-07-17 12:53:05     Enable L1 data cache for L2 in uClinux/uboot

Bo Zhuang (CANADA)

Message: 59027   

 

Hi guys,

 

I'm looking for a way in uClinux/uboot to enable the L1 d-cache pointing to L2 (not the DDR). It should work similar as the following code with VDSP:

 

{0xFEB00000, (PAGE_SIZE_1MB | CACHE_MEM_MODE | CPLB_LOCK)};

 

Thanks,

 

Bo

QuoteReplyEditDelete

 

 

2008-07-17 21:23:48     Re: Enable L1 data cache for L2 in uClinux/uboot

Mike Frysinger (UNITED STATES)

Message: 59037   

 

for now, you need to edit cplbinit.c by hand.  you can find it in linux-2.6.x/arch/blackfin/.  there will be a L2 cplb entry in that file.

Attachments

    Outcomes