2008-02-07 23:57:03     PLL_DIV and PLL_CTL register values

Document created by Aaronwu Employee on Aug 5, 2013
Version 1Show Document
  • View in full screen mode

2008-02-07 23:57:03     PLL_DIV and PLL_CTL register values

pavithra D (INDIA)

Message: 50842    Hi All,

    I am using BF561 target and uclinux2007R1-Rc3 distribution.

I want to know the frequency of SCLK and CCLK and also values of registers PLL_DIV and PLL_CTL.I have checked out in few files but i got the way to calculate SCLK and CCLK manually.BY using these values i can calculate PLL_DIV and PLL_CTL.I am not able to find where the calculated values are assigning to these registers and i want to see these values on target.

Please could anyone tell me in which file of u-boot i need to do modifcation.

 

 

Thanks and Regards,

Pavithra

Attachments

    Outcomes