SSM2603/SSM2604 Boot Sequence

Document created by BrettG on Apr 17, 2013Last modified by BrettG on Apr 17, 2013
Version 2Show Document
  • View in full screen mode

When booting the SSM2603 and SSM2604, a control register programming sequence must be followed:



1. Enable all of the necessary power management bits of Register R6 with the exception of the out bit (Bit D4). The out bit should be set to 1 until the final step of the control register sequence.

2. After the power management bits are set, program all other necessary registers, with the exception of the active bit [Register R9, Bit D0] and the out bit of the power management register.

3. As described in the Digital Core Clock section of the Theory of Operation, insert enough delay time to charge the VMID decoupling capacitor before setting the active bit [Register R9, Bit D0] .

4. Finally, to enable the DAC output path of the SSM2603, set the out bit of Register R6 to 0.


In short, VMID must be at full voltage before you enable the digital core.


This FAQ was generated from the following discussion: SSM2604 ADC output