FAQ: What is the latency of the AD9739?

Document created by danf Employee on Dec 2, 2011Last modified by AndyR on Jan 31, 2012
Version 2Show Document
  • View in full screen mode

Q.

What is the latency of the AD9739?

 

-----------------------------------------------------------------------------

A.

Define the latency, or pipeline delay, as the elapsed time from a sample clocked at the input to the AD9739 until the analog output begins changing. The AD9739 DAC pipeline delay is 78 +/-2 DAC clock cycles. The variable +/-2 is due to the random state of the DCO divider at power up (see Fig 95 in the Rev. A data sheet).

Attachments

    Outcomes