AD9142A Byte Interface Mode

Document created by lallison Employee on Apr 3, 2017Last modified by Meghan.Connor on Sep 15, 2017
Version 2Show Document
  • View in full screen mode

Re-posting this question and there was no response earlier...........

 

I am interested in learning more about the AD9142A byte-interface mode, before evaluating the DAC

 

We plan to use 300MHz DCI clock with x4 interpolation. So the DAC shall be clocked at 1200MHz Fdac. This is the configuration we are planning for the 16-bit interface mode.

 

From the timing diagram for the byte-interface mode shown in the datasheet, the main changes i see is that the IQ data is provided as DDR at DCI clock,with alternating 8-bits of I and Q data. But what is the DCI clocking rate? Will it be twice of what we would use in 16-bit interface mode ? So are we looking at a 600MHz DCI clock with byte-wide interface ? This will exceed the maximum DCI clock limits.

 

Your inputs are appreciated....

 

Thanks,

AB

 

Hi AB,

    Your understanding is correct. The max DDR data rate AD9142A can support is 575M. You should use word interface mode or decreasing the DAC clock rate. thanks.

 

This document was generated from the following discussion: AD9142A Byte Interface Mode

Attachments

    Outcomes