QDoes the DP work with CS at clock falling edge or rising edge?
And what about the SI clock falling or rising edge?
At which frequency it’s recommended to work with the DP?
AData is clocked in from SDI on the rising edge of CLK and clocked out on SDO on
the falling edge of CLK.
The maximum CLK frequency is 25MHZ.