No. The interrupt in Cortex A5 and SHARC core is handled via GIC and SEC respectively.
GIC has a dedicated 8 interrupts (GIC Interrupt ID 0-7) as Software Interrupt. This can be used to generate an interrupt in Cortex A5 core only and not SHARC cores.
However triggering of these software interrupts can be done from any cores.