What is the size if L1 cache supported by Cortex A5 in ADSP-SC58x?

Document created by Harshit.Gaharwar Employee on Jun 15, 2015
Version 1Show Document
  • View in full screen mode

The Cortex A5 in ADSP-SC58x is configured to support 32 kB L1 instruction cache and 32 kB L1 data cache each.

Attachments

    Outcomes