Is self-nesting of Interrupts allowed in SHARC+ Core?

Document created by MaheshN Employee on Jun 9, 2015
Version 1Show Document
  • View in full screen mode

Yes, self nesting of an interrupt is possible in SHARC+ Core. But the implementation is different for Self nesting of SEC Interrupt and the self-nesting of other interrupts.

  • Self Nesting of SEC Interrupt : Setting SNEN bit [bit 0] in MODE2 register enables Self nesting of SEC Interrupt.
  • Self Nesting of other Core Interrupts (Pseudo Self Nesting) can be achieved by the usage of JUMP(CI) instruction.

For more details, refer to ADSP-SC58x Programming Reference Manual.