Is the Interrupt Vector table in SHARC+ core same as that in SHARC core?

Document created by MaheshN Employee on Jun 9, 2015
Version 1Show Document
  • View in full screen mode

The Interrupt Vector table in SHARC+ core is not exactly the same as in SHARC Core. The various interrupts caused by external events on earlier SHARC processors has been replaced by the single SECI interrupt. All external interrupts will be managed by the System Event Controller (SEC) and this provides a single interrupt to the core

With the addition of new interrupts (for Parity error, Illegal opcode error etc), the number of interrupts have changed compared to earlier SHARC Core and hence the vector offsets has also changed.

Refer to the ADSP-SC58x Programming Reference Manual for various interrupts and their vector offsets.