FAQ: How do I enter and exit  the deep sleep modes of the ADF7024?

Document created by ConorOM Employee on Aug 14, 2014Last modified by lallison on Sep 27, 2016
Version 3Show Document
  • View in full screen mode

Question:

I am having trouble configuring the ADF7024 to enter the deep sleep modes. What procedure should my  host processor follow in order to get the ADF7024 to enter and exit the deep sleep modes?

 

-----------------------------------------------------------------------------------------------------------------

 

Answer:

The ADF7024 has two deep sleep modes.

 

Deep Sleep Mode 2:

Deep sleep mode 2 is the lowest power state of the ADF7024. The typical current consumption in this state is 0.18µA. Deep Sleep Mode 2 is entered by issuing the CMD_HW_RESET command from any radio state. After the reset (which typically takes 1us) the ADF7024  enters the PHY_SLEEP state without retaining the contents of the configuration registers. This is deep sleep mode 2. To wake the device from the PHY_SLEEP state, the CS pin (active low) must be set low.To complete the wakeup from deep sleep mode 2, the host processor must complete the following steps:

  1. After bringing the CS pin low, wait until the MISO output goes high. The ADF7024 registers a POR and enters the PHY_OFF state.
  2. Poll the ADF7024 status word by issuing SPI_NOP commands and wait for CMD_READY = 1.
  3. Configure the part by writing to all 64 of the configuration registers; an SPI block memory write (SPI_MEM_WR command) is the most efficient way to do this.
  4. Issue the CMD_CONFIG_DEV command so that the ADF7024 radio updates using the configuration register values.

 

The ADF7024 is now configured and ready to transition to the PHY_ON state.

 

Deep Sleep Mode 1:

In deep sleep mode 1 the configuration registers are retained. The typical current consumption in this state is 0.33µA. Deep sleep mode 1 is entered by issuing the CMD_PHY_SLEEP command from either the PHY_OFF or the PHY_ON state. Before entering the PHY_SLEEP state, the WUC_RETAIN_CONFIGREG_EN bit (Address 0x30D) must be set to 1 to ensure that the configuration registers are retained while in sleep.

 

To exit the PHY_SLEEP state the host processor must complete the following steps:

1. To wake the ADF7024 bring the CS pin low and wait until the MISO output goes high. The ADF7024 exits PHY_SLEEP and enters the PHY_OFF state.

2. Poll the ADF7024 status word by issuing SPI_NOP commands and wait for CMD_READY = 1.

3. Issue the CMD_CONFIG_DEV command so that the ADF7024 radio updates using the configuration register values.

 

The ADF7024 is now configured and ready to transition to the PHY_ON state.

 

This FAQ was generated from the following discussion: How do I enter and exit  the deep sleep modes of the ADF7024?

Attachments

    Outcomes